Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL2_D4 (Results 1 – 25 of 28) sorted by relevance

12

/linux-6.12.1/include/dt-bindings/clock/
Dmt7986-clk.h38 #define CLK_TOP_APLL2_D4 15 macro
Dmediatek,mt7981-clk.h31 #define CLK_TOP_APLL2_D4 18 macro
Dmt8516-clk.h71 #define CLK_TOP_APLL2_D4 39 macro
Dmediatek,mt7988-clk.h42 #define CLK_TOP_APLL2_D4 14 macro
Dmediatek,mt8365-clk.h60 #define CLK_TOP_APLL2_D4 50 macro
Dmt6779-clk.h89 #define CLK_TOP_APLL2_D4 79 macro
Dmt2712-clk.h81 #define CLK_TOP_APLL2_D4 50 macro
Dmt8183-clk.h114 #define CLK_TOP_APLL2_D4 78 macro
Dmt8186-clk.h122 #define CLK_TOP_APLL2_D4 103 macro
Dmt8192-clk.h119 #define CLK_TOP_APLL2_D4 107 macro
Dmediatek,mt8188-clk.h145 #define CLK_TOP_APLL2_D4 134 macro
Dmt8195-clk.h178 #define CLK_TOP_APLL2_D4 166 macro
/linux-6.12.1/sound/soc/mediatek/mt8192/
Dmt8192-afe-clk.c37 [CLK_TOP_APLL2_D4] = "top_apll2_d4",
171 afe_priv->clk[CLK_TOP_APLL2_D4]); in apll2_mux_setting()
175 aud_clks[CLK_TOP_APLL2_D4], ret); in apll2_mux_setting()
Dmt8192-afe-clk.h194 CLK_TOP_APLL2_D4, enumerator
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt7986-topckgen.c44 FACTOR(CLK_TOP_APLL2_D4, "top_apll2_d4", "apll2", 1, 4),
Dclk-mt7981-topckgen.c41 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2", 1, 4),
Dclk-mt7988-topckgen.c38 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2", 1, 4),
Dclk-mt8186-topckgen.c57 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2", 1, 4),
Dclk-mt8516.c66 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "rg_apll2_d2_en", 1, 2),
Dclk-mt8167.c73 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "rg_apll2_d2_en", 1, 2),
Dclk-mt8183.c77 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2", 1, 4),
Dclk-mt8365.c82 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2_ck", 1, 4),
Dclk-mt2712.c89 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2_ck", 1, 4),
Dclk-mt8188-topckgen.c69 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2", 1, 4),
Dclk-mt8195-topckgen.c80 FACTOR(CLK_TOP_APLL2_D4, "apll2_d4", "apll2", 1, 4),

12