/linux-6.12.1/sound/soc/mediatek/mt8186/ |
D | mt8186-afe-clk.h | 74 CLK_TOP_APLL12_DIV2, enumerator
|
D | mt8186-afe-clk.c | 67 [CLK_TOP_APLL12_DIV2] = "top_apll12_div2", 528 .div_clk_id = CLK_TOP_APLL12_DIV2,
|
/linux-6.12.1/sound/soc/mediatek/mt8183/ |
D | mt8183-afe-clk.c | 46 CLK_TOP_APLL12_DIV2, enumerator 85 [CLK_TOP_APLL12_DIV2] = "top_apll12_div2", 522 .div_clk_id = CLK_TOP_APLL12_DIV2,
|
/linux-6.12.1/include/dt-bindings/clock/ |
D | mt8516-clk.h | 153 #define CLK_TOP_APLL12_DIV2 121 macro
|
D | mt6765-clk.h | 115 #define CLK_TOP_APLL12_DIV2 80 macro
|
D | mt6779-clk.h | 140 #define CLK_TOP_APLL12_DIV2 130 macro
|
D | mt8183-clk.h | 160 #define CLK_TOP_APLL12_DIV2 124 macro
|
D | mt8192-clk.h | 156 #define CLK_TOP_APLL12_DIV2 144 macro
|
D | mt8195-clk.h | 232 #define CLK_TOP_APLL12_DIV2 220 macro
|
/linux-6.12.1/sound/soc/mediatek/mt8192/ |
D | mt8192-afe-clk.h | 208 CLK_TOP_APLL12_DIV2, enumerator
|
D | mt8192-afe-clk.c | 51 [CLK_TOP_APLL12_DIV2] = "top_apll12_div2", 448 .div_clk_id = CLK_TOP_APLL12_DIV2,
|
/linux-6.12.1/drivers/clk/mediatek/ |
D | clk-mt8516.c | 634 GATE_TOP5(CLK_TOP_APLL12_DIV2, "apll12_div2", "apll12_ck_div2", 2),
|
D | clk-mt8167.c | 852 GATE_TOP5(CLK_TOP_APLL12_DIV2, "apll12_div2", "apll12_ck_div2", 2),
|
D | clk-mt8183.c | 627 DIV_GATE(CLK_TOP_APLL12_DIV2, "apll12_div2", "apll_i2s2_sel", 0x320, 4, 0x324, 8, 16),
|
D | clk-mt8195-topckgen.c | 1179 DIV_GATE(CLK_TOP_APLL12_DIV2, "apll12_div2", "top_i2so1_mck", 0x0320, 2, 0x0328, 8, 16),
|
D | clk-mt8192.c | 702 DIV_GATE(CLK_TOP_APLL12_DIV2, "apll12_div2", "apll_i2s2_m_sel", 0x320, 2, 0x328, 8, 16),
|
D | clk-mt6779.c | 831 DIV_GATE(CLK_TOP_APLL12_DIV2, "apll12_div2", "i2s2_m_ck_sel",
|
D | clk-mt6765.c | 518 GATE_TOP2(CLK_TOP_APLL12_DIV2, "apll12_div2", "aud_1_ck", 4),
|
/linux-6.12.1/arch/arm64/boot/dts/mediatek/ |
D | mt8183.dtsi | 1494 <&topckgen CLK_TOP_APLL12_DIV2>,
|
D | mt8192.dtsi | 1030 <&topckgen CLK_TOP_APLL12_DIV2>,
|
D | mt8195.dtsi | 994 <&topckgen CLK_TOP_APLL12_DIV2>,
|