/linux-6.12.1/sound/soc/mediatek/mt8186/ |
D | mt8186-afe-clk.h | 72 CLK_TOP_APLL12_DIV0, enumerator
|
D | mt8186-afe-clk.c | 65 [CLK_TOP_APLL12_DIV0] = "top_apll12_div0", 520 .div_clk_id = CLK_TOP_APLL12_DIV0,
|
/linux-6.12.1/sound/soc/mediatek/mt8183/ |
D | mt8183-afe-clk.c | 44 CLK_TOP_APLL12_DIV0, enumerator 83 [CLK_TOP_APLL12_DIV0] = "top_apll12_div0", 514 .div_clk_id = CLK_TOP_APLL12_DIV0,
|
/linux-6.12.1/include/dt-bindings/clock/ |
D | mt8516-clk.h | 151 #define CLK_TOP_APLL12_DIV0 119 macro
|
D | mt6765-clk.h | 113 #define CLK_TOP_APLL12_DIV0 78 macro
|
D | mt6779-clk.h | 138 #define CLK_TOP_APLL12_DIV0 128 macro
|
D | mt8183-clk.h | 158 #define CLK_TOP_APLL12_DIV0 122 macro
|
D | mt8192-clk.h | 154 #define CLK_TOP_APLL12_DIV0 142 macro
|
D | mt8195-clk.h | 230 #define CLK_TOP_APLL12_DIV0 218 macro
|
/linux-6.12.1/sound/soc/mediatek/mt8192/ |
D | mt8192-afe-clk.h | 206 CLK_TOP_APLL12_DIV0, enumerator
|
D | mt8192-afe-clk.c | 49 [CLK_TOP_APLL12_DIV0] = "top_apll12_div0", 422 .div_clk_id = CLK_TOP_APLL12_DIV0,
|
/linux-6.12.1/drivers/clk/mediatek/ |
D | clk-mt8516.c | 632 GATE_TOP5(CLK_TOP_APLL12_DIV0, "apll12_div0", "apll12_ck_div0", 0),
|
D | clk-mt8167.c | 850 GATE_TOP5(CLK_TOP_APLL12_DIV0, "apll12_div0", "apll12_ck_div0", 0),
|
D | clk-mt8183.c | 625 DIV_GATE(CLK_TOP_APLL12_DIV0, "apll12_div0", "apll_i2s0_sel", 0x320, 2, 0x324, 8, 0),
|
D | clk-mt8195-topckgen.c | 1177 DIV_GATE(CLK_TOP_APLL12_DIV0, "apll12_div0", "top_i2si1_mck", 0x0320, 0, 0x0328, 8, 0),
|
D | clk-mt8192.c | 700 DIV_GATE(CLK_TOP_APLL12_DIV0, "apll12_div0", "apll_i2s0_m_sel", 0x320, 0, 0x328, 8, 0),
|
D | clk-mt6779.c | 827 DIV_GATE(CLK_TOP_APLL12_DIV0, "apll12_div0", "i2s0_m_ck_sel",
|
D | clk-mt6765.c | 516 GATE_TOP2(CLK_TOP_APLL12_DIV0, "apll12_div0", "aud_1_ck", 2),
|
/linux-6.12.1/arch/arm64/boot/dts/mediatek/ |
D | mt8183.dtsi | 1492 <&topckgen CLK_TOP_APLL12_DIV0>,
|
D | mt8192.dtsi | 1028 <&topckgen CLK_TOP_APLL12_DIV0>,
|
D | mt8195.dtsi | 992 <&topckgen CLK_TOP_APLL12_DIV0>,
|