Home
last modified time | relevance | path

Searched refs:CLK_TOP_APLL12_CK_DIV4 (Results 1 – 10 of 10) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dmt8516-clk.h200 #define CLK_TOP_APLL12_CK_DIV4 168 macro
Dmediatek,mt8365-clk.h126 #define CLK_TOP_APLL12_CK_DIV4 116 macro
Dmt8186-clk.h153 #define CLK_TOP_APLL12_CK_DIV4 134 macro
Dmediatek,mt8188-clk.h194 #define CLK_TOP_APLL12_CK_DIV4 183 macro
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt8186-topckgen.c678 DIV_GATE(CLK_TOP_APLL12_CK_DIV4, "apll12_div4", "apll_i2s4_mck_sel",
Dclk-mt8516.c487 DIV_ADJ(CLK_TOP_APLL12_CK_DIV4, "apll12_ck_div4", "aud_i2s4_m_sel",
Dclk-mt8167.c676 DIV_ADJ(CLK_TOP_APLL12_CK_DIV4, "apll12_ck_div4", "aud_i2s4_m_sel",
Dclk-mt8365.c561 DIV_ADJ_F(CLK_TOP_APLL12_CK_DIV4, "apll12_ck_div4", "apll_tdmout_sel",
Dclk-mt8188-topckgen.c1186 DIV_GATE(CLK_TOP_APLL12_CK_DIV4, "apll12_div4", "top_aud_iec", 0x0320, 4, 0x0334, 8, 0),
/linux-6.12.1/arch/arm64/boot/dts/mediatek/
Dmt8186.dtsi1519 <&topckgen CLK_TOP_APLL12_CK_DIV4>,