Home
last modified time | relevance | path

Searched refs:CLK_PWM (Results 1 – 21 of 21) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dexynos5410.h49 #define CLK_PWM 279 macro
Dthead,th1520-clk-ap.h61 #define CLK_PWM 51 macro
Dsophgo,cv1800.h71 #define CLK_PWM 60 macro
Dexynos5250.h115 #define CLK_PWM 311 macro
Ds5pv210.h155 #define CLK_PWM 137 macro
Dexynos4.h174 #define CLK_PWM 336 macro
Dexynos5420.h88 #define CLK_PWM 279 macro
Dexynos3250.h208 #define CLK_PWM 202 macro
/linux-6.12.1/drivers/clk/samsung/
Dclk-exynos5410.c213 GATE(CLK_PWM, "pwm", "aclk66", GATE_IP_PERIC, 24, 0, 0),
Dclk-s5pv210.c571 GATE(CLK_PWM, "pwm", "dout_pclkp", CLK_GATE_IP3, 23, 0, 0),
Dclk-exynos5250.c598 GATE(CLK_PWM, "pwm", "div_aclk66", GATE_IP_PERIC, 24, 0, 0),
Dclk-exynos3250.c655 GATE(CLK_PWM, "pwm", "div_aclk_100", GATE_IP_PERIL, 24, 0, 0),
Dclk-exynos4.c754 GATE(CLK_PWM, "pwm", "aclk100", GATE_IP_PERIL, 24, 0, 0),
Dclk-exynos5420.c1096 GATE(CLK_PWM, "pwm", "mout_user_aclk66_peric",
/linux-6.12.1/arch/arm/boot/dts/samsung/
Dexynos5410.dtsi329 clocks = <&clock CLK_PWM>;
Ds5pv210.dtsi291 clocks = <&clocks CLK_PWM>;
Dexynos4.dtsi668 clocks = <&clock CLK_PWM>;
Dexynos5250.dtsi1178 clocks = <&clock CLK_PWM>;
Dexynos5420.dtsi1301 clocks = <&clock CLK_PWM>;
/linux-6.12.1/drivers/clk/sophgo/
Dclk-cv1800.c1089 [CLK_PWM] = &clk_pwm.common.hw,
1320 [CLK_PWM] = &clk_pwm.common.hw,
/linux-6.12.1/drivers/clk/thead/
Dclk-th1520-ap.c809 static CCU_GATE(CLK_PWM, pwm_clk, "pwm", perisys_apb_pclk_pd, 0x204, BIT(18), 0);