Home
last modified time | relevance | path

Searched refs:CLK_MM_MDP_TDSHP0 (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt6765-mm.c30 GATE_MM(CLK_MM_MDP_TDSHP0, "mm_mdp_tdshp0", "mm_ck", 4),
Dclk-mt6795-mm.c41 GATE_MM0(CLK_MM_MDP_TDSHP0, "mm_mdp_tdshp0", "mm_sel", 8),
Dclk-mt8173-mm.c45 GATE_MM0(CLK_MM_MDP_TDSHP0, "mm_mdp_tdshp0", "mm_sel", 8),
Dclk-mt2712-mm.c52 GATE_MM0(CLK_MM_MDP_TDSHP0, "mm_mdp_tdshp0", "mm_sel", 8),
/linux-6.12.1/include/dt-bindings/clock/
Dmediatek,mt6795-clk.h227 #define CLK_MM_MDP_TDSHP0 8 macro
Dmt8173-clk.h256 #define CLK_MM_MDP_TDSHP0 9 macro
Dmt6765-clk.h255 #define CLK_MM_MDP_TDSHP0 4 macro
Dmt2712-clk.h309 #define CLK_MM_MDP_TDSHP0 8 macro