Home
last modified time | relevance | path

Searched refs:CLK_INFRA_UART0_SEL (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Dmt7986-clk.h91 #define CLK_INFRA_UART0_SEL 1 macro
Dmediatek,mt7981-clk.h126 #define CLK_INFRA_UART0_SEL 1 macro
/linux-6.12.1/drivers/clk/mediatek/
Dclk-mt7986-infracfg.c40 MUX_GATE_CLR_SET_UPD(CLK_INFRA_UART0_SEL, "infra_uart0_sel",
Dclk-mt7981-infracfg.c47 MUX_GATE_CLR_SET_UPD(CLK_INFRA_UART0_SEL, "infra_uart0_sel",
/linux-6.12.1/arch/arm64/boot/dts/mediatek/
Dmt7981b.dtsi102 clocks = <&infracfg CLK_INFRA_UART0_SEL>,
Dmt7986a.dtsi252 clocks = <&infracfg CLK_INFRA_UART0_SEL>,
256 <&infracfg CLK_INFRA_UART0_SEL>;