Home
last modified time | relevance | path

Searched refs:CLKID_VCLK_DIV1 (Results 1 – 10 of 10) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Daxg-clkc.h132 #define CLKID_VCLK_DIV1 122 macro
Dgxbb-clkc.h193 #define CLKID_VCLK_DIV1 185 macro
Damlogic,s4-peripherals-clkc.h49 #define CLKID_VCLK_DIV1 39 macro
Dmeson8b-clkc.h147 #define CLKID_VCLK_DIV1 140 macro
Dg12a-clkc.h159 #define CLKID_VCLK_DIV1 148 macro
/linux-6.12.1/drivers/clk/meson/
Dmeson8b.c2917 [CLKID_VCLK_DIV1] = &meson8b_vclk_div1_gate.hw,
3121 [CLKID_VCLK_DIV1] = &meson8b_vclk_div1_gate.hw,
3336 [CLKID_VCLK_DIV1] = &meson8b_vclk_div1_gate.hw,
Dgxbb.c2910 [CLKID_VCLK_DIV1] = &gxbb_vclk_div1.hw,
3117 [CLKID_VCLK_DIV1] = &gxbb_vclk_div1.hw,
Dg12a.c4521 [CLKID_VCLK_DIV1] = &g12a_vclk_div1.hw,
4748 [CLKID_VCLK_DIV1] = &g12a_vclk_div1.hw,
5016 [CLKID_VCLK_DIV1] = &g12a_vclk_div1.hw,
Daxg.c2017 [CLKID_VCLK_DIV1] = &axg_vclk_div1.hw,
Ds4-peripherals.c3338 [CLKID_VCLK_DIV1] = &s4_vclk_div1.hw,