Home
last modified time | relevance | path

Searched refs:CLKID_MPLL0_DIV (Results 1 – 10 of 10) sorted by relevance

/linux-6.12.1/include/dt-bindings/clock/
Damlogic,s4-pll-clkc.h34 #define CLKID_MPLL0_DIV 24 macro
Daxg-clkc.h76 #define CLKID_MPLL0_DIV 65 macro
Dgxbb-clkc.h150 #define CLKID_MPLL0_DIV 142 macro
Dmeson8b-clkc.h103 #define CLKID_MPLL0_DIV 96 macro
Dg12a-clkc.h80 #define CLKID_MPLL0_DIV 69 macro
/linux-6.12.1/drivers/clk/meson/
Ds4-pll.c761 [CLKID_MPLL0_DIV] = &s4_mpll0_div.hw,
Dmeson8b.c2872 [CLKID_MPLL0_DIV] = &meson8b_mpll0_div.hw,
3076 [CLKID_MPLL0_DIV] = &meson8b_mpll0_div.hw,
3291 [CLKID_MPLL0_DIV] = &meson8b_mpll0_div.hw,
Dgxbb.c2875 [CLKID_MPLL0_DIV] = &gxbb_mpll0_div.hw,
3082 [CLKID_MPLL0_DIV] = &gxl_mpll0_div.hw,
Dg12a.c4451 [CLKID_MPLL0_DIV] = &g12a_mpll0_div.hw,
4678 [CLKID_MPLL0_DIV] = &g12a_mpll0_div.hw,
4946 [CLKID_MPLL0_DIV] = &g12a_mpll0_div.hw,
Daxg.c1961 [CLKID_MPLL0_DIV] = &axg_mpll0_div.hw,