Searched refs:CLKID_FCLK_DIV5 (Results 1 – 20 of 20) sorted by relevance
| /linux-6.12.1/include/dt-bindings/clock/ |
| D | amlogic,a1-pll-clkc.h | 21 #define CLKID_FCLK_DIV5 8 macro
|
| D | amlogic,c3-pll-clkc.h | 21 #define CLKID_FCLK_DIV5 11 macro
|
| D | amlogic,s4-pll-clkc.h | 19 #define CLKID_FCLK_DIV5 9 macro
|
| D | axg-clkc.h | 16 #define CLKID_FCLK_DIV5 5 macro
|
| D | gxbb-clkc.h | 15 #define CLKID_FCLK_DIV5 7 macro
|
| D | meson8b-clkc.h | 15 #define CLKID_FCLK_DIV5 8 macro
|
| D | g12a-clkc.h | 16 #define CLKID_FCLK_DIV5 5 macro
|
| /linux-6.12.1/drivers/clk/meson/ |
| D | a1-pll.c | 283 [CLKID_FCLK_DIV5] = &fclk_div5.hw,
|
| D | c3-pll.c | 635 [CLKID_FCLK_DIV5] = &fclk_div5.hw,
|
| D | s4-pll.c | 746 [CLKID_FCLK_DIV5] = &s4_fclk_div5.hw,
|
| D | meson8b.c | 2786 [CLKID_FCLK_DIV5] = &meson8b_fclk_div5.hw,
2990 [CLKID_FCLK_DIV5] = &meson8b_fclk_div5.hw,
3205 [CLKID_FCLK_DIV5] = &meson8b_fclk_div5.hw,
|
| D | gxbb.c | 2740 [CLKID_FCLK_DIV5] = &gxbb_fclk_div5.hw,
2948 [CLKID_FCLK_DIV5] = &gxbb_fclk_div5.hw,
|
| D | g12a.c | 4386 [CLKID_FCLK_DIV5] = &g12a_fclk_div5.hw,
4613 [CLKID_FCLK_DIV5] = &g12a_fclk_div5.hw,
4881 [CLKID_FCLK_DIV5] = &g12a_fclk_div5.hw,
|
| D | axg.c | 1901 [CLKID_FCLK_DIV5] = &axg_fclk_div5.hw,
|
| /linux-6.12.1/arch/arm64/boot/dts/amlogic/ |
| D | meson-a1.dtsi | 303 <&clkc_pll CLKID_FCLK_DIV5>,
|
| D | amlogic-c3.dtsi | 129 <&clkc_pll CLKID_FCLK_DIV5>,
|
| D | meson-sm1.dtsi | 165 <&clkc CLKID_FCLK_DIV5>;
|
| D | meson-s4.dtsi | 112 <&clkc_pll CLKID_FCLK_DIV5>,
|
| /linux-6.12.1/arch/arm/boot/dts/amlogic/ |
| D | meson8b.dtsi | 705 <&clkc CLKID_FCLK_DIV5>,
|
| D | meson8.dtsi | 730 <&clkc CLKID_FCLK_DIV5>,
|