Home
last modified time | relevance | path

Searched refs:BIT9 (Results 1 – 12 of 12) sorted by relevance

/linux-6.12.1/drivers/staging/rtl8723bs/include/
Drtl8723b_spec.h205 #define IMR_CPWM2_8723B BIT9 /* CPU power Mode exchange INT Status, Write 1 clear */
234 #define IMR_TXFOVW_8723B BIT9 /* Transmit FIFO Overflow */
Dosdep_service.h26 #define BIT9 0x00000200 macro
/linux-6.12.1/drivers/net/wireless/realtek/rtlwifi/btcoexist/
Dhalbt_precomp.h40 #define BIT9 0x00000200 macro
Dhalbtcoutsrc.h101 #define ALGO_TRACE_SW_EXEC BIT9
Dhalbtc8192e2ant.c2631 u16tmp |= BIT9; in btc8192e2ant_init_hwconfig()
/linux-6.12.1/drivers/staging/rtl8723bs/hal/
Dodm_RegDefine11N.h158 #define ODM_BIT_CCK_RPT_FORMAT_11N BIT9
Dodm.h374 ODM_BB_RATE_ADAPTIVE = BIT9,
Dodm_DIG.c22 …PHY_SetBBReg(pDM_Odm->Adapter, ODM_REG_NHM_TH9_TH10_11N, BIT10|BIT9|BIT8, 0x7); /* 0x890[9:8]=3 … in odm_NHMCounterStatisticsInit()
/linux-6.12.1/include/uapi/linux/
Dsynclink.h28 #define BIT9 0x0200 macro
/linux-6.12.1/drivers/scsi/
Ddc395x.h67 #define BIT9 0x00000200 macro
/linux-6.12.1/drivers/tty/
Dsynclink_gt.c386 #define IRQ_RXIDLE BIT9 /* HDLC */
387 #define IRQ_RXBREAK BIT9 /* async */
4032 val |= BIT9; in async_mode()
4072 val |= BIT9; in async_mode()
4195 case HDLC_CRC_16_CCITT: val |= BIT9; break; in sync_mode()
4196 case HDLC_CRC_32_CCITT: val |= BIT9 + BIT8; break; in sync_mode()
4268 case HDLC_CRC_16_CCITT: val |= BIT9; break; in sync_mode()
4269 case HDLC_CRC_32_CCITT: val |= BIT9 + BIT8; break; in sync_mode()
4913 if (!(*(src+1) & (BIT9 + BIT8))) { in loopback_test_rx()
/linux-6.12.1/drivers/scsi/lpfc/
Dlpfc_hw4.h776 #define LPFC_SLI4_INTR9 BIT9