Home
last modified time | relevance | path

Searched refs:AZX_REG_ML_LCTL (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/sound/hda/ext/
Dhdac_ext_controller.c177 val = readl(hlink->ml_addr + AZX_REG_ML_LCTL); in check_hdac_link_power_active()
197 snd_hdac_updatel(hlink->ml_addr, AZX_REG_ML_LCTL, in snd_hdac_ext_bus_link_power_up()
210 snd_hdac_updatel(hlink->ml_addr, AZX_REG_ML_LCTL, AZX_ML_LCTL_SPA, 0); in snd_hdac_ext_bus_link_power_down()
/linux-6.12.1/sound/soc/sof/intel/
Dhda-mlink.c500 hdaml_link_enable_interrupt(hlink->ml_addr + AZX_REG_ML_LCTL, enable); in hdac_bus_eml_enable_interrupt()
520 return hdaml_link_check_interrupt(hlink->ml_addr + AZX_REG_ML_LCTL); in hdac_bus_eml_check_interrupt()
680 ret = hdaml_link_init(hlink->ml_addr + AZX_REG_ML_LCTL, sublink); in hdac_bus_eml_power_up_base()
727 ret = hdaml_link_shutdown(hlink->ml_addr + AZX_REG_ML_LCTL, sublink); in hdac_bus_eml_power_down_base()
964 hdaml_lctl_offload_enable(hlink->ml_addr + AZX_REG_ML_LCTL, enable); in hdac_bus_eml_enable_offload()
/linux-6.12.1/include/sound/
Dhda_register.h277 #define AZX_REG_ML_LCTL 0x04 macro
/linux-6.12.1/sound/pci/hda/
Dhda_intel.c493 val = readl(bus->mlcap + AZX_ML_BASE + AZX_REG_ML_LCTL); in intel_ml_lctl_set_power()
496 writel(val, bus->mlcap + AZX_ML_BASE + AZX_REG_ML_LCTL); in intel_ml_lctl_set_power()
500 if (((readl(bus->mlcap + AZX_ML_BASE + AZX_REG_ML_LCTL)) & in intel_ml_lctl_set_power()
517 val = readl(bus->mlcap + AZX_ML_BASE + AZX_REG_ML_LCTL); in intel_init_lctl()
539 writel(val, bus->mlcap + AZX_ML_BASE + AZX_REG_ML_LCTL); in intel_init_lctl()