/linux-6.12.1/drivers/clk/samsung/ |
D | clk-exynosautov920.c | 341 PNAME(mout_shared0_pll_p) = { "oscclk", "fout_shared0_pll" }; 342 PNAME(mout_shared1_pll_p) = { "oscclk", "fout_shared1_pll" }; 343 PNAME(mout_shared2_pll_p) = { "oscclk", "fout_shared2_pll" }; 344 PNAME(mout_shared3_pll_p) = { "oscclk", "fout_shared3_pll" }; 345 PNAME(mout_shared4_pll_p) = { "oscclk", "fout_shared4_pll" }; 346 PNAME(mout_shared5_pll_p) = { "oscclk", "fout_shared5_pll" }; 347 PNAME(mout_mmc_pll_p) = { "oscclk", "fout_mmc_pll" }; 349 PNAME(mout_clkcmu_cmu_boost_p) = { "dout_shared2_div3", "dout_shared1_div4", 352 PNAME(mout_clkcmu_cmu_cmuref_p) = { "oscclk", "dout_cmu_boost" }; 354 PNAME(mout_clkcmu_acc_noc_p) = { "dout_shared2_div2", "dout_shared0_div3", [all …]
|
D | clk-exynos5420.c | 296 PNAME(mout_mspll_cpu_p) = {"mout_sclk_cpll", "mout_sclk_dpll", 298 PNAME(mout_cpu_p) = {"mout_apll" , "mout_mspll_cpu"}; 299 PNAME(mout_kfc_p) = {"mout_kpll" , "mout_mspll_kfc"}; 300 PNAME(mout_apll_p) = {"fin_pll", "fout_apll"}; 301 PNAME(mout_bpll_p) = {"fin_pll", "fout_bpll"}; 302 PNAME(mout_cpll_p) = {"fin_pll", "fout_cpll"}; 303 PNAME(mout_dpll_p) = {"fin_pll", "fout_dpll"}; 304 PNAME(mout_epll_p) = {"fin_pll", "fout_epll"}; 305 PNAME(mout_ipll_p) = {"fin_pll", "fout_ipll"}; 306 PNAME(mout_kpll_p) = {"fin_pll", "fout_kpll"}; [all …]
|
D | clk-exynos5260.c | 103 PNAME(mout_aud_pll_user_p) = {"fin_pll", "fout_aud_pll"}; 104 PNAME(mout_sclk_aud_i2s_p) = {"mout_aud_pll_user", "ioclk_i2s_cdclk"}; 105 PNAME(mout_sclk_aud_pcm_p) = {"mout_aud_pll_user", "ioclk_pcm_extclk"}; 184 PNAME(mout_phyclk_dptx_phy_ch3_txd_clk_user_p) = {"fin_pll", 186 PNAME(mout_phyclk_dptx_phy_ch2_txd_clk_user_p) = {"fin_pll", 188 PNAME(mout_phyclk_dptx_phy_ch1_txd_clk_user_p) = {"fin_pll", 190 PNAME(mout_phyclk_dptx_phy_ch0_txd_clk_user_p) = {"fin_pll", 192 PNAME(mout_aclk_disp_222_user_p) = {"fin_pll", "dout_aclk_disp_222"}; 193 PNAME(mout_sclk_disp_pixel_user_p) = {"fin_pll", "dout_sclk_disp_pixel"}; 194 PNAME(mout_aclk_disp_333_user_p) = {"fin_pll", "dout_aclk_disp_333"}; [all …]
|
D | clk-exynos7.c | 45 PNAME(mout_topc_aud_pll_ctrl_p) = { "fin_pll", "fout_aud_pll" }; 46 PNAME(mout_topc_bus0_pll_ctrl_p) = { "fin_pll", "fout_bus0_pll" }; 47 PNAME(mout_topc_bus1_pll_ctrl_p) = { "fin_pll", "fout_bus1_pll" }; 48 PNAME(mout_topc_cc_pll_ctrl_p) = { "fin_pll", "fout_cc_pll" }; 49 PNAME(mout_topc_mfc_pll_ctrl_p) = { "fin_pll", "fout_mfc_pll" }; 51 PNAME(mout_topc_group2) = { "mout_topc_bus0_pll_half", 55 PNAME(mout_topc_bus0_pll_half_p) = { "mout_topc_bus0_pll", 57 PNAME(mout_topc_bus1_pll_half_p) = { "mout_topc_bus1_pll", 59 PNAME(mout_topc_cc_pll_half_p) = { "mout_topc_cc_pll", 61 PNAME(mout_topc_mfc_pll_half_p) = { "mout_topc_mfc_pll", [all …]
|
D | clk-exynos7885.c | 166 PNAME(mout_shared0_pll_p) = { "oscclk", "fout_shared0_pll" }; 167 PNAME(mout_shared1_pll_p) = { "oscclk", "fout_shared1_pll" }; 170 PNAME(mout_core_bus_p) = { "dout_shared0_div2", "dout_shared1_div2", 172 PNAME(mout_core_cci_p) = { "dout_shared0_div2", "dout_shared1_div2", 174 PNAME(mout_core_g3d_p) = { "dout_shared0_div2", "dout_shared1_div2", 178 PNAME(mout_peri_bus_p) = { "dout_shared0_div4", "dout_shared1_div4" }; 179 PNAME(mout_peri_spi0_p) = { "oscclk", "dout_shared0_div4" }; 180 PNAME(mout_peri_spi1_p) = { "oscclk", "dout_shared0_div4" }; 181 PNAME(mout_peri_uart0_p) = { "oscclk", "dout_shared0_div4" }; 182 PNAME(mout_peri_uart1_p) = { "oscclk", "dout_shared0_div4" }; [all …]
|
D | clk-exynos850.c | 245 PNAME(mout_shared0_pll_p) = { "oscclk", "fout_shared0_pll" }; 246 PNAME(mout_shared1_pll_p) = { "oscclk", "fout_shared1_pll" }; 247 PNAME(mout_mmc_pll_p) = { "oscclk", "fout_mmc_pll" }; 249 PNAME(mout_clkcmu_apm_bus_p) = { "dout_shared0_div4", "pll_shared1_div4" }; 251 PNAME(mout_aud_p) = { "fout_shared1_pll", "dout_shared0_div2", 254 PNAME(mout_core_bus_p) = { "dout_shared1_div2", "dout_shared0_div3", 256 PNAME(mout_core_cci_p) = { "dout_shared0_div2", "dout_shared1_div2", 258 PNAME(mout_core_mmc_embd_p) = { "oscclk", "dout_shared0_div2", 262 PNAME(mout_core_sss_p) = { "dout_shared0_div3", "dout_shared1_div3", 265 PNAME(mout_cpucl0_switch_p) = { "fout_shared0_pll", "fout_shared1_pll", [all …]
|
D | clk-exynos5433.c | 213 PNAME(mout_aud_pll_p) = { "oscclk", "fout_aud_pll", }; 214 PNAME(mout_isp_pll_p) = { "oscclk", "fout_isp_pll", }; 215 PNAME(mout_aud_pll_user_p) = { "oscclk", "mout_aud_pll", }; 216 PNAME(mout_mphy_pll_user_p) = { "oscclk", "sclk_mphy_pll", }; 217 PNAME(mout_mfc_pll_user_p) = { "oscclk", "sclk_mfc_pll", }; 218 PNAME(mout_bus_pll_user_p) = { "oscclk", "sclk_bus_pll", }; 219 PNAME(mout_bus_pll_user_t_p) = { "oscclk", "mout_bus_pll_user", }; 220 PNAME(mout_mphy_pll_user_t_p) = { "oscclk", "mout_mphy_pll_user", }; 222 PNAME(mout_bus_mfc_pll_user_p) = { "mout_bus_pll_user", "mout_mfc_pll_user",}; 223 PNAME(mout_mfc_bus_pll_user_p) = { "mout_mfc_pll_user", "mout_bus_pll_user",}; [all …]
|
D | clk-exynosautov9.c | 367 PNAME(mout_shared0_pll_p) = { "oscclk", "fout_shared0_pll" }; 368 PNAME(mout_shared1_pll_p) = { "oscclk", "fout_shared1_pll" }; 369 PNAME(mout_shared2_pll_p) = { "oscclk", "fout_shared2_pll" }; 370 PNAME(mout_shared3_pll_p) = { "oscclk", "fout_shared3_pll" }; 371 PNAME(mout_shared4_pll_p) = { "oscclk", "fout_shared4_pll" }; 373 PNAME(mout_clkcmu_cmu_boost_p) = { "dout_shared2_div3", "dout_shared1_div4", 375 PNAME(mout_clkcmu_cmu_cmuref_p) = { "oscclk", "dout_cmu_boost" }; 376 PNAME(mout_clkcmu_acc_bus_p) = { "dout_shared1_div3", "dout_shared2_div3", 378 PNAME(mout_clkcmu_apm_bus_p) = { "dout_shared2_div3", "dout_shared1_div4", 380 PNAME(mout_clkcmu_aud_cpu_p) = { "dout_shared0_div2", "dout_shared1_div2", [all …]
|
D | clk-gs101.c | 664 PNAME(mout_pll_shared0_p) = { "oscclk", "fout_shared0_pll" }; 665 PNAME(mout_pll_shared1_p) = { "oscclk", "fout_shared1_pll" }; 666 PNAME(mout_pll_shared2_p) = { "oscclk", "fout_shared2_pll" }; 667 PNAME(mout_pll_shared3_p) = { "oscclk", "fout_shared3_pll" }; 668 PNAME(mout_pll_spare_p) = { "oscclk", "fout_spare_pll" }; 669 PNAME(mout_cmu_bo_bus_p) = { "fout_shared2_pll", "dout_cmu_shared0_div3", 674 PNAME(mout_cmu_bus0_bus_p) = { "dout_cmu_shared0_div4", 680 PNAME(mout_cmu_bus1_bus_p) = { "dout_cmu_shared0_div3", "fout_shared3_pll", 686 PNAME(mout_cmu_bus2_bus_p) = { "dout_cmu_shared0_div2", 692 PNAME(mout_cmu_cis_clk0_7_p) = { "oscclk", "dout_cmu_shared0_div3", [all …]
|
D | clk-exynos5250.c | 173 PNAME(mout_apll_p) = { "fin_pll", "fout_apll", }; 174 PNAME(mout_cpu_p) = { "mout_apll", "mout_mpll", }; 175 PNAME(mout_mpll_fout_p) = { "fout_mplldiv2", "fout_mpll" }; 176 PNAME(mout_mpll_p) = { "fin_pll", "mout_mpll_fout" }; 177 PNAME(mout_bpll_fout_p) = { "fout_bplldiv2", "fout_bpll" }; 178 PNAME(mout_bpll_p) = { "fin_pll", "mout_bpll_fout" }; 179 PNAME(mout_vpllsrc_p) = { "fin_pll", "sclk_hdmi27m" }; 180 PNAME(mout_vpll_p) = { "mout_vpllsrc", "fout_vpll" }; 181 PNAME(mout_cpll_p) = { "fin_pll", "fout_cpll" }; 182 PNAME(mout_epll_p) = { "fin_pll", "fout_epll" }; [all …]
|
D | clk-exynos5410.c | 70 PNAME(apll_p) = { "fin_pll", "fout_apll", }; 71 PNAME(bpll_p) = { "fin_pll", "fout_bpll", }; 72 PNAME(cpll_p) = { "fin_pll", "fout_cpll" }; 73 PNAME(epll_p) = { "fin_pll", "fout_epll" }; 74 PNAME(mpll_p) = { "fin_pll", "fout_mpll", }; 75 PNAME(kpll_p) = { "fin_pll", "fout_kpll", }; 77 PNAME(mout_cpu_p) = { "mout_apll", "sclk_mpll", }; 78 PNAME(mout_kfc_p) = { "mout_kpll", "sclk_mpll", }; 80 PNAME(mpll_user_p) = { "fin_pll", "sclk_mpll", }; 81 PNAME(bpll_user_p) = { "fin_pll", "sclk_bpll", }; [all …]
|
D | clk-exynos4.c | 283 PNAME(mout_apll_p) = { "fin_pll", "fout_apll", }; 284 PNAME(mout_mpll_p) = { "fin_pll", "fout_mpll", }; 285 PNAME(mout_epll_p) = { "fin_pll", "fout_epll", }; 286 PNAME(mout_vpllsrc_p) = { "fin_pll", "sclk_hdmi24m", }; 287 PNAME(mout_vpll_p) = { "fin_pll", "fout_vpll", }; 288 PNAME(sclk_evpll_p) = { "sclk_epll", "sclk_vpll", }; 289 PNAME(mout_mfc_p) = { "mout_mfc0", "mout_mfc1", }; 290 PNAME(mout_g3d_p) = { "mout_g3d0", "mout_g3d1", }; 291 PNAME(mout_g2d_p) = { "mout_g2d0", "mout_g2d1", }; 292 PNAME(mout_hdmi_p) = { "sclk_pixel", "sclk_hdmiphy", }; [all …]
|
D | clk-exynos3250.c | 179 PNAME(mout_vpllsrc_p) = { "fin_pll", }; 181 PNAME(mout_apll_p) = { "fin_pll", "fout_apll", }; 182 PNAME(mout_mpll_p) = { "fin_pll", "fout_mpll", }; 183 PNAME(mout_vpll_p) = { "fin_pll", "fout_vpll", }; 184 PNAME(mout_upll_p) = { "fin_pll", "fout_upll", }; 186 PNAME(mout_mpll_user_p) = { "fin_pll", "div_mpll_pre", }; 187 PNAME(mout_epll_user_p) = { "fin_pll", "mout_epll", }; 188 PNAME(mout_core_p) = { "mout_apll", "mout_mpll_user_c", }; 189 PNAME(mout_hpm_p) = { "mout_apll", "mout_mpll_user_c", }; 191 PNAME(mout_ebi_p) = { "div_aclk_200", "div_aclk_160", }; [all …]
|
/linux-6.12.1/drivers/clk/rockchip/ |
D | clk-rk3568.c | 217 PNAME(mux_pll_p) = { "xin24m" }; 218 PNAME(mux_usb480m_p) = { "xin24m", "usb480m_phy", "clk_rtc_32k" }; 219 PNAME(mux_usb480m_phy_p) = { "clk_usbphy0_480m", "clk_usbphy1_480m"}; 220 PNAME(mux_armclk_p) = { "apll", "gpll" }; 221 PNAME(clk_i2s0_8ch_tx_p) = { "clk_i2s0_8ch_tx_src", "clk_i2s0_8ch_tx_frac", "i2s0_mclkin", "xin_os… 222 PNAME(clk_i2s0_8ch_rx_p) = { "clk_i2s0_8ch_rx_src", "clk_i2s0_8ch_rx_frac", "i2s0_mclkin", "xin_os… 223 PNAME(clk_i2s1_8ch_tx_p) = { "clk_i2s1_8ch_tx_src", "clk_i2s1_8ch_tx_frac", "i2s1_mclkin", "xin_os… 224 PNAME(clk_i2s1_8ch_rx_p) = { "clk_i2s1_8ch_rx_src", "clk_i2s1_8ch_rx_frac", "i2s1_mclkin", "xin_os… 225 PNAME(clk_i2s2_2ch_p) = { "clk_i2s2_2ch_src", "clk_i2s2_2ch_frac", "i2s2_mclkin", "xin_osc0_half … 226 PNAME(clk_i2s3_2ch_tx_p) = { "clk_i2s3_2ch_tx_src", "clk_i2s3_2ch_tx_frac", "i2s3_mclkin", "xin_os… [all …]
|
D | clk-rk3308.c | 122 PNAME(mux_pll_p) = { "xin24m" }; 123 PNAME(mux_usb480m_p) = { "xin24m", "usb480m_phy", "clk_rtc32k" }; 124 PNAME(mux_armclk_p) = { "apll_core", "vpll0_core", "vpll1_core" }; 125 PNAME(mux_dpll_vpll0_p) = { "dpll", "vpll0" }; 126 PNAME(mux_dpll_vpll0_xin24m_p) = { "dpll", "vpll0", "xin24m" }; 127 PNAME(mux_dpll_vpll0_vpll1_p) = { "dpll", "vpll0", "vpll1" }; 128 PNAME(mux_dpll_vpll0_vpll1_xin24m_p) = { "dpll", "vpll0", "vpll1", "xin24m" }; 129 PNAME(mux_dpll_vpll0_vpll1_usb480m_xin24m_p) = { "dpll", "vpll0", "vpll1", "usb480m", "xin24m" }; 130 PNAME(mux_vpll0_vpll1_p) = { "vpll0", "vpll1" }; 131 PNAME(mux_vpll0_vpll1_xin24m_p) = { "vpll0", "vpll1", "xin24m" }; [all …]
|
D | clk-px30.c | 137 PNAME(mux_pll_p) = { "xin24m"}; 138 PNAME(mux_usb480m_p) = { "xin24m", "usb480m_phy", "clk_rtc32k_pmu" }; 139 PNAME(mux_armclk_p) = { "apll_core", "gpll_core" }; 140 PNAME(mux_ddrphy_p) = { "dpll_ddr", "gpll_ddr" }; 141 PNAME(mux_ddrstdby_p) = { "clk_ddrphy1x", "clk_stdby_2wrap" }; 142 PNAME(mux_4plls_p) = { "gpll", "dummy_cpll", "usb480m", "npll" }; 143 PNAME(mux_cpll_npll_p) = { "cpll", "npll" }; 144 PNAME(mux_npll_cpll_p) = { "npll", "cpll" }; 145 PNAME(mux_gpll_cpll_p) = { "gpll", "dummy_cpll" }; 146 PNAME(mux_gpll_npll_p) = { "gpll", "npll" }; [all …]
|
D | clk-rk3576.c | 278 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; 279 PNAME(mux_24m_32k_p) = { "xin24m", "xin_osc0_div" }; 280 PNAME(mux_armclkl_p) = { "xin24m", "pll_lpll", "lpll" }; 281 PNAME(mux_armclkb_p) = { "xin24m", "pll_bpll", "bpll" }; 282 PNAME(gpll_24m_p) = { "gpll", "xin24m" }; 283 PNAME(cpll_24m_p) = { "cpll", "xin24m" }; 284 PNAME(gpll_cpll_p) = { "gpll", "cpll" }; 285 PNAME(gpll_spll_p) = { "gpll", "spll" }; 286 PNAME(gpll_cpll_aupll_p) = { "gpll", "cpll", "aupll" }; 287 PNAME(gpll_cpll_24m_p) = { "gpll", "cpll", "xin24m" }; [all …]
|
D | clk-rk3228.c | 132 PNAME(mux_pll_p) = { "clk_24m", "xin24m" }; 134 PNAME(mux_ddrphy_p) = { "dpll_ddr", "gpll_ddr", "apll_ddr" }; 135 PNAME(mux_armclk_p) = { "apll_core", "gpll_core", "dpll_core" }; 136 PNAME(mux_usb480m_phy_p) = { "usb480m_phy0", "usb480m_phy1" }; 137 PNAME(mux_usb480m_p) = { "usb480m_phy", "xin24m" }; 138 PNAME(mux_hdmiphy_p) = { "hdmiphy_phy", "xin24m" }; 139 PNAME(mux_aclk_cpu_src_p) = { "cpll_aclk_cpu", "gpll_aclk_cpu", "hdmiphy_aclk_cpu" }; 141 PNAME(mux_pll_src_4plls_p) = { "cpll", "gpll", "hdmiphy", "usb480m" }; 142 PNAME(mux_pll_src_3plls_p) = { "cpll", "gpll", "hdmiphy" }; 143 PNAME(mux_pll_src_2plls_p) = { "cpll", "gpll" }; [all …]
|
D | clk-rv1108.c | 119 PNAME(mux_pll_p) = { "xin24m", "xin24m"}; 120 PNAME(mux_ddrphy_p) = { "dpll_ddr", "gpll_ddr", "apll_ddr" }; 121 PNAME(mux_armclk_p) = { "apll_core", "gpll_core", "dpll_core" }; 122 PNAME(mux_usb480m_pre_p) = { "usbphy", "xin24m" }; 123 PNAME(mux_hdmiphy_phy_p) = { "hdmiphy", "xin24m" }; 124 PNAME(mux_dclk_hdmiphy_pre_p) = { "dclk_hdmiphy_src_gpll", "dclk_hdmiphy_src_dpll" }; 125 PNAME(mux_pll_src_4plls_p) = { "dpll", "gpll", "hdmiphy", "usb480m" }; 126 PNAME(mux_pll_src_2plls_p) = { "dpll", "gpll" }; 127 PNAME(mux_pll_src_apll_gpll_p) = { "apll", "gpll" }; 128 PNAME(mux_aclk_peri_src_p) = { "aclk_peri_src_gpll", "aclk_peri_src_dpll" }; [all …]
|
D | clk-rk3588.c | 444 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; 445 PNAME(mux_armclkl_p) = { "xin24m", "gpll", "lpll" }; 446 PNAME(mux_armclkb01_p) = { "xin24m", "gpll", "b0pll",}; 447 PNAME(mux_armclkb23_p) = { "xin24m", "gpll", "b1pll",}; 448 PNAME(b0pll_b1pll_lpll_gpll_p) = { "b0pll", "b1pll", "lpll", "gpll" }; 449 PNAME(gpll_24m_p) = { "gpll", "xin24m" }; 450 PNAME(gpll_aupll_p) = { "gpll", "aupll" }; 451 PNAME(gpll_lpll_p) = { "gpll", "lpll" }; 452 PNAME(gpll_cpll_p) = { "gpll", "cpll" }; 453 PNAME(gpll_spll_p) = { "gpll", "spll" }; [all …]
|
D | clk-rv1126.c | 145 PNAME(mux_pll_p) = { "xin24m" }; 146 PNAME(mux_rtc32k_p) = { "clk_pmupvtm_divout", "xin32k", "clk_osc0_div32k" }; 147 PNAME(mux_wifi_p) = { "clk_wifi_osc0", "clk_wifi_div" }; 148 PNAME(mux_gpll_usb480m_cpll_xin24m_p) = { "gpll", "usb480m", "cpll", "xin24m" }; 149 PNAME(mux_uart1_p) = { "sclk_uart1_div", "sclk_uart1_fracdiv", "xin24m" }; 150 PNAME(mux_xin24m_gpll_p) = { "xin24m", "gpll" }; 151 PNAME(mux_gpll_xin24m_p) = { "gpll", "xin24m" }; 152 PNAME(mux_xin24m_32k_p) = { "xin24m", "clk_rtc32k" }; 153 PNAME(mux_usbphy_otg_ref_p) = { "clk_ref12m", "xin_osc0_div2_usbphyref_otg" }; 154 PNAME(mux_usbphy_host_ref_p) = { "clk_ref12m", "xin_osc0_div2_usbphyref_host" }; [all …]
|
D | clk-rk3328.c | 143 PNAME(mux_pll_p) = { "xin24m" }; 145 PNAME(mux_2plls_p) = { "cpll", "gpll" }; 146 PNAME(mux_gpll_cpll_p) = { "gpll", "cpll" }; 147 PNAME(mux_cpll_gpll_apll_p) = { "cpll", "gpll", "apll" }; 148 PNAME(mux_2plls_xin24m_p) = { "cpll", "gpll", "xin24m" }; 149 PNAME(mux_2plls_hdmiphy_p) = { "cpll", "gpll", 151 PNAME(mux_4plls_p) = { "cpll", "gpll", 154 PNAME(mux_2plls_u480m_p) = { "cpll", "gpll", 156 PNAME(mux_2plls_24m_u480m_p) = { "cpll", "gpll", 159 PNAME(mux_ddrphy_p) = { "dpll", "apll", "cpll" }; [all …]
|
D | clk-rk3399.c | 109 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; 111 PNAME(mux_armclkl_p) = { "clk_core_l_lpll_src", 115 PNAME(mux_armclkb_p) = { "clk_core_b_lpll_src", 119 PNAME(mux_ddrclk_p) = { "clk_ddrc_lpll_src", 123 PNAME(mux_aclk_cci_p) = { "cpll_aclk_cci_src", 127 PNAME(mux_cci_trace_p) = { "cpll_cci_trace", 129 PNAME(mux_cs_p) = { "cpll_cs", "gpll_cs", 131 PNAME(mux_aclk_perihp_p) = { "cpll_aclk_perihp_src", 134 PNAME(mux_pll_src_cpll_gpll_p) = { "cpll", "gpll" }; 135 PNAME(mux_pll_src_cpll_gpll_npll_p) = { "cpll", "gpll", "npll" }; [all …]
|
D | clk-rk3368.c | 90 PNAME(mux_pll_p) = { "xin24m", "xin32k" }; 91 PNAME(mux_armclkb_p) = { "apllb_core", "gpllb_core" }; 92 PNAME(mux_armclkl_p) = { "aplll_core", "gplll_core" }; 93 PNAME(mux_ddrphy_p) = { "dpll_ddr", "gpll_ddr" }; 94 PNAME(mux_cs_src_p) = { "apllb_cs", "aplll_cs", "gpll_cs"}; 95 PNAME(mux_aclk_bus_src_p) = { "cpll_aclk_bus", "gpll_aclk_bus" }; 97 PNAME(mux_pll_src_cpll_gpll_p) = { "cpll", "gpll" }; 98 PNAME(mux_pll_src_cpll_gpll_npll_p) = { "cpll", "gpll", "npll" }; 99 PNAME(mux_pll_src_npll_cpll_gpll_p) = { "npll", "cpll", "gpll" }; 100 PNAME(mux_pll_src_cpll_gpll_usb_p) = { "cpll", "gpll", "usbphy_480m" }; [all …]
|
/linux-6.12.1/drivers/clk/pistachio/ |
D | clk-pistachio.c | 105 PNAME(mux_xtal_audio_refclk) = { "xtal", "audio_clk_in_gate" }; 106 PNAME(mux_xtal_mips) = { "xtal", "mips_pll" }; 107 PNAME(mux_xtal_audio) = { "xtal", "audio_pll", "audio_in" }; 108 PNAME(mux_audio_debug) = { "audio_pll_mux", "debug_mux" }; 109 PNAME(mux_xtal_rpu_v) = { "xtal", "rpu_v_pll" }; 110 PNAME(mux_xtal_rpu_l) = { "xtal", "rpu_l_pll" }; 111 PNAME(mux_rpu_l_mips) = { "rpu_l_pll_mux", "mips_pll_mux" }; 112 PNAME(mux_xtal_wifi) = { "xtal", "wifi_pll" }; 113 PNAME(mux_xtal_wifi_div4) = { "xtal", "wifi_div4" }; 114 PNAME(mux_xtal_wifi_div8) = { "xtal", "wifi_div8" }; [all …]
|