Home
last modified time | relevance | path

Searched +full:xenon +full:- +full:phy +full:- +full:type (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/mmc/
Dmarvell,xenon-sdhci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mmc/marvell,xenon-sdhci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Marvell Xenon SDHCI Controller
11 mmc-controller.yaml and the properties used by the Xenon implementation.
13 Multiple SDHCs might be put into a single Xenon IP, to save size and cost.
15 sets, clock and PHY.
20 - Ulf Hansson <ulf.hansson@linaro.org>
25 - enum:
[all …]
/linux-6.12.1/drivers/mmc/host/
Dsdhci-xenon.h1 /* SPDX-License-Identifier: GPL-2.0-only */
6 * Date: 2016-8-24
11 /* Register Offset of Xenon SDHC self-defined register */
52 /* Xenon specific Mode Select value */
71 * Xenon driver has to recognize card type
72 * before mmc_host->card is not available.
73 * This field records the card type during init.
84 * record the current ios setting of Xenon SDHC.
85 * Driver will adjust PHY setting if any change to
86 * ios affects PHY timing.
[all …]
Dsdhci-xenon-phy.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * PHY support for Xenon SDHC
8 * Date: 2016-8-24
17 #include "sdhci-pltfm.h"
18 #include "sdhci-xenon.h"
20 /* Register base for eMMC PHY 5.0 Version */
22 /* Register base for eMMC PHY 5.1 Version */
116 * List offset of PHY registers and some special register values
117 * in eMMC PHY 5.0 or eMMC PHY 5.1
139 "emmc 5.0 phy",
[all …]
Dsdhci-xenon.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * Driver for Marvell Xenon SDHC as a platform device
8 * Date: 2016-8-24
22 #include <linux/dma-mapping.h>
24 #include "sdhci-pltfm.h"
25 #include "sdhci-xenon.h"
44 dev_err(mmc_dev(host->mmc), "Internal clock never stabilised.\n"); in xenon_enable_internal_clk()
45 return -ETIMEDOUT; in xenon_enable_internal_clk()
53 /* Set SDCLK-off-while-idle */
94 host->mmc->caps |= MMC_CAP_WAIT_WHILE_BUSY; in xenon_enable_sdhc()
[all …]
/linux-6.12.1/arch/arm64/boot/dts/marvell/
Darmada-3720-espressobin.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 * Romain Perier <romain.perier@free-electrons.com>
10 #include <dt-bindings/gpio/gpio.h>
11 #include "armada-372x.dtsi"
23 stdout-path = "serial0:115200n8";
32 compatible = "regulator-gpio";
33 regulator-name = "vcc_sd1";
34 regulator-min-microvolt = <1800000>;
35 regulator-max-microvolt = <3300000>;
36 regulator-boot-on;
[all …]
Darmada-8040-puzzle-m801.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 * Device Tree file for IEI Puzzle-M801
9 #include "armada-8040.dtsi"
11 #include <dt-bindings/gpio/gpio.h>
12 #include <dt-bindings/leds/common.h>
15 model = "IEI-Puzzle-M801";
16 compatible = "marvell,armada8040", "marvell,armada-ap806-quad", "marvell,armada-ap806";
28 stdout-path = "serial0:115200n8";
37 v_3_3: regulator-3-3v {
38 compatible = "regulator-fixed";
[all …]
Darmada-ap80x.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 #include <dt-bindings/interrupt-controller/arm-gic.h>
9 #include <dt-bindings/thermal/thermal.h>
11 /dts-v1/;
14 #address-cells = <2>;
15 #size-cells = <2>;
25 compatible = "arm,psci-0.2";
29 reserved-memory {
30 #address-cells = <2>;
31 #size-cells = <2>;
[all …]
/linux-6.12.1/
DMAINTAINERS5 ---------------------------------------------------
21 W: *Web-page* with status/info
23 B: URI for where to file *bugs*. A web-page with detailed bug
28 patches to the given subsystem. This is either an in-tree file,
29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst
31 T: *SCM* tree type and location.
32 Type is one of: git, hg, quilt, stgit, topgit
46 N: [^a-z]tegra all files whose path contains tegra
64 ----------------
83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS)
[all …]