Home
last modified time | relevance | path

Searched +full:vsel +full:- +full:active +full:- +full:low (Results 1 – 14 of 14) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/regulator/
Dactive-semi,act8865.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/regulator/active-semi,act8865.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Active-semi ACT8865 regulator
10 - Paul Cercueil <paul@crapouillou.net>
14 const: active-semi,act8865
19 system-power-controller:
25 active-semi,vsel-high:
27 Indicates the VSEL pin is high. If this property is missing,
[all …]
Dactive-semi,act8600.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/regulator/active-semi,act8600.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Active-semi ACT8600 regulator
10 - Paul Cercueil <paul@crapouillou.net>
14 const: active-semi,act8600
19 system-power-controller:
25 active-semi,vsel-high:
27 Indicates the VSEL pin is high. If this property is missing,
[all …]
Drichtek,rt6160-regulator.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/regulator/richtek,rt6160-regulator.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - ChiYuan Huang <cy_huang@richtek.com>
13 The RT6160 is a high-efficiency buck-boost converter that can provide
18 https://www.richtek.com/assets/product_file/RT6160A/DS6160A-00.pdf
21 - $ref: regulator.yaml#
26 - richtek,rt6160
31 enable-gpios:
[all …]
Dactive-semi,act8945a.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/regulator/active-semi,act8945a.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Active-semi ACT8945a regulator
10 - Paul Cercueil <paul@crapouillou.net>
14 const: active-semi,act8945a
19 system-power-controller:
25 active-semi,vsel-high:
27 Indicates the VSEL pin is high. If this property is missing,
[all …]
Dactive-semi,act8846.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/regulator/active-semi,act8846.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Active-semi ACT8846 regulator
10 - Paul Cercueil <paul@crapouillou.net>
14 const: active-semi,act8846
19 system-power-controller:
25 active-semi,vsel-high:
27 Indicates the VSEL pin is high. If this property is missing,
[all …]
/linux-6.12.1/drivers/regulator/
Drt6160-regulator.c1 // SPDX-License-Identifier: GPL-2.0-only
37 #define RT6160_N_VOUTS ((RT6160_VOUT_MAXUV - RT6160_VOUT_MINUV) / RT6160_VOUT_STPUV + 1)
56 if (!priv->enable_gpio) in rt6160_enable()
59 gpiod_set_value_cansleep(priv->enable_gpio, 1); in rt6160_enable()
60 priv->enable_state = true; in rt6160_enable()
64 regcache_cache_only(priv->regmap, false); in rt6160_enable()
65 return regcache_sync(priv->regmap); in rt6160_enable()
72 if (!priv->enable_gpio) in rt6160_disable()
73 return -EINVAL; in rt6160_disable()
76 regcache_cache_only(priv->regmap, true); in rt6160_disable()
[all …]
Dwm8350-regulator.c1 // SPDX-License-Identifier: GPL-2.0+
3 // wm8350.c -- Voltage and current regulation for the Wolfson WM8350 PMIC
22 /* Maximum value possible for VSEL */
101 switch (wm8350->pmic.isink_A_dcdc) { in wm8350_isink_enable()
109 1 << (wm8350->pmic.isink_A_dcdc - in wm8350_isink_enable()
113 return -EINVAL; in wm8350_isink_enable()
117 switch (wm8350->pmic.isink_B_dcdc) { in wm8350_isink_enable()
125 1 << (wm8350->pmic.isink_B_dcdc - in wm8350_isink_enable()
129 return -EINVAL; in wm8350_isink_enable()
133 return -EINVAL; in wm8350_isink_enable()
[all …]
/linux-6.12.1/arch/arm/boot/dts/rockchip/
Drk3288-firefly-reload-core.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 #include <dt-bindings/input/input.h>
16 ext_gmac: external-gmac-clock {
17 compatible = "fixed-clock";
18 #clock-cells = <0>;
19 clock-frequency = <125000000>;
20 clock-output-names = "ext_gmac";
24 vcc_flash: flash-regulator {
25 compatible = "regulator-fixed";
26 regulator-name = "vcc_flash";
[all …]
Drk3288-r89.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/pwm/pwm.h>
20 ext_gmac: external-gmac-clock {
21 compatible = "fixed-clock";
22 clock-frequency = <125000000>;
23 clock-output-names = "ext_gmac";
24 #clock-cells = <0>;
27 gpio-keys {
[all …]
Drk3288-miqi.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
6 /dts-v1/;
7 #include <dt-bindings/input/input.h>
15 stdout-path = "serial2:115200n8";
23 ext_gmac: external-gmac-clock {
24 compatible = "fixed-clock";
25 #clock-cells = <0>;
26 clock-frequency = <125000000>;
27 clock-output-names = "ext_gmac";
31 compatible = "gpio-leds";
[all …]
/linux-6.12.1/arch/arm64/boot/dts/rockchip/
Drk3399-rock-4c-plus.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
9 #include <dt-bindings/leds/common.h>
10 #include "rk3399-t.dtsi"
14 compatible = "radxa,rock-4c-plus", "rockchip,rk3399";
23 stdout-path = "serial2:1500000n8";
26 clkin_gmac: external-gmac-clock {
27 compatible = "fixed-clock";
28 clock-frequency = <125000000>;
29 clock-output-names = "clkin_gmac";
[all …]
/linux-6.12.1/drivers/clk/tegra/
Dclk-dfll.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * clk-dfll.c - Tegra DFLL clock source common code
5 * Copyright (C) 2012-2019 NVIDIA Corporation. All rights reserved.
12 * "CL-DVFS". To try to avoid confusion, this code refers to them
18 * DFLL can be operated in either open-loop mode or closed-loop mode.
19 * In open-loop mode, the DFLL generates an output clock appropriate
20 * to the supply voltage. In closed-loop mode, when configured with a
27 * performance-measurement code and any code that relies on the CPU
32 #include <linux/clk-provider.h>
49 #include "clk-dfll.h"
[all …]
/linux-6.12.1/drivers/gpu/drm/panel/
Dpanel-novatek-nt35510.c1 // SPDX-License-Identifier: GPL-2.0-only
16 * per-panel, e.g. for physical size.
146 * struct nt35510_config - the display-specific NT35510 configuration
172 * +------------------------------------------->
206 * @bt1ctr: setting for boost power control for the AVDD step-up
209 * frequency for the step-up circuit:
219 * amplification for the step-up circuit:
230 * @avee: setting for AVEE ranging from 0x00 = -6.5V to 0x14 = -4.5V
231 * in 0.1V steps the default is 0x05 which means -6.0V
235 * @bt2ctr: setting for boost power control for the AVEE step-up
[all …]
/linux-6.12.1/arch/arm64/boot/dts/ti/
Dk3-am62-verdin.dtsi1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT
7 * https://www.toradex.com/computer-on-modules/verdin-arm-family/ti-am62
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include <dt-bindings/interrupt-controller/irq.h>
14 #include <dt-bindings/net/ti-dp83867.h>
18 stdout-path = "serial2:115200n8";
46 compatible = "gpio-usb-b-connector", "usb-b-connector";
47 pinctrl-names = "default";
[all …]