Home
last modified time | relevance | path

Searched +full:usb +full:- +full:ehci (Results 1 – 25 of 321) sorted by relevance

12345678910>>...13

/linux-6.12.1/Documentation/devicetree/bindings/usb/
Dgeneric-ehci.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/usb/generic-ehci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: USB EHCI Controller
10 - Greg Kroah-Hartman <gregkh@linuxfoundation.org>
13 - $ref: usb-hcd.yaml
14 - if:
19 const: ibm,usb-ehci-440epx
28 - items:
[all …]
Dci-hdrc-usb2.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/usb/ci-hdrc-usb2.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: USB2 ChipIdea USB controller
10 - Xu Yang <xu.yang_2@nxp.com>
11 - Peng Fan <peng.fan@nxp.com>
16 - enum:
17 - chipidea,usb2
18 - lsi,zevio-usb
[all …]
Dbrcm,bcm7445-ehci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/usb/brcm,bcm7445-ehci.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Broadcom STB USB EHCI Controller
10 - $ref: usb-hcd.yaml
13 - Al Cooper <alcooperx@gmail.com>
17 const: brcm,bcm7445-ehci
27 description: Clock specifier for the EHCI clock
29 clock-names:
[all …]
Dehci-st.txt1 ST USB EHCI controller
4 - compatible : must be "st,st-ehci-300x"
5 - reg : physical base addresses of the controller and length of memory mapped
7 - interrupts : one EHCI interrupt should be described here
8 - pinctrl-names : a pinctrl state named "default" must be defined
9 - pinctrl-0 : phandle referencing pin configuration of the USB controller
10 See: Documentation/devicetree/bindings/pinctrl/pinctrl-bindings.txt
11 - clocks : phandle list of usb clocks
12 - clock-names : should be "ic" for interconnect clock and "clk48"
13 See: Documentation/devicetree/bindings/clock/clock-bindings.txt
[all …]
Datmel-usb.txt1 Atmel SOC USB controllers
6 - compatible: Should be "atmel,at91rm9200-ohci" for USB controllers
8 - reg: Address and length of the register set for the device
9 - interrupts: Should contain ohci interrupt
10 - clocks: Should reference the peripheral, host and system clocks
11 - clock-names: Should contain three strings
15 - num-ports: Number of ports.
16 - atmel,vbus-gpio: If present, specifies a gpio that needs to be
18 - atmel,oc-gpio: If present, specifies a gpio that needs to be
22 compatible = "atmel,at91rm9200-ohci", "usb-ohci";
[all …]
Dmarvell,pxau2o-ehci.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/usb/marvell,pxau2o-ehci.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 title: Marvell PXA/MMP EHCI
11 - Lubomir Rintel <lkundrak@v3.sk>
14 - $ref: usb-hcd.yaml#
18 const: marvell,pxau2o-ehci
29 clock-names:
35 phy-names:
[all …]
/linux-6.12.1/drivers/usb/host/
DKconfig1 # SPDX-License-Identifier: GPL-2.0
3 # USB Host Controller Drivers
5 comment "USB Host Controller Drivers"
11 The Cypress C67x00 (EZ-Host/EZ-OTG) chips are dual-role
12 host/peripheral/OTG USB controllers.
21 tristate "xHCI HCD (USB 3.0) support"
24 The eXtensible Host Controller Interface (xHCI) is standard for USB 3.0
28 module will be called xhci-hcd.
90 tristate "xHCI support for Renesas R-Car SoCs"
96 found in Renesas R-Car ARM SoCs.
[all …]
Dehci-fsl.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Copyright 2005-2009 MontaVista Software, Inc.
9 * Jerry Huang <Chang-Ming.Huang@freescale.com> and
19 #include <linux/usb.h>
20 #include <linux/usb/ehci_def.h>
21 #include <linux/usb/hcd.h>
22 #include <linux/usb/otg.h>
28 #include "ehci.h"
29 #include "ehci-fsl.h"
31 #define DRIVER_DESC "Freescale EHCI Host controller driver"
[all …]
Dehci-ppc-of.c1 // SPDX-License-Identifier: GPL-1.0+
3 * EHCI HCD (Host Controller Driver) for USB.
5 * Bus Glue for PPC On-Chip EHCI driver on the of_platform bus
10 * Based on "ehci-ppc-soc.c" by Stefan Roese <sr@denx.de>
11 * and "ohci-ppc-of.c" by Sylvain Munaut <tnt@246tNt.com>
27 .product_desc = "OF EHCI",
85 return -EINVAL; in ppc44x_enable_bmt()
96 struct device_node *dn = op->dev.of_node; in ehci_hcd_ppc_of_probe()
98 struct ehci_hcd *ehci = NULL; in ehci_hcd_ppc_of_probe() local
106 return -ENODEV; in ehci_hcd_ppc_of_probe()
[all …]
Dehci-xilinx-of.c1 // SPDX-License-Identifier: GPL-2.0+
3 * EHCI HCD (Host Controller Driver) for USB.
5 * Bus Glue for Xilinx EHCI core on the of_platform bus
9 * Based on "ehci-ppc-of.c" by Valentine Barshak <vbarshak@ru.mvista.com>
10 * and "ehci-ppc-soc.c" by Stefan Roese <sr@denx.de>
11 * and "ohci-ppc-of.c" by Sylvain Munaut <tnt@246tNt.com>
23 * ehci_xilinx_port_handed_over - hand the port out if failed to enable it
27 * This function is used as a place to tell the user that the Xilinx USB host
34 * the USB bus. In those cases, the messages printed here are not helpful.
40 dev_warn(hcd->self.controller, "port %d cannot be enabled\n", portnum); in ehci_xilinx_port_handed_over()
[all …]
Dehci-orion.c1 // SPDX-License-Identifier: GPL-2.0
3 * drivers/usb/host/ehci-orion.c
13 #include <linux/platform_data/usb-ehci-orion.h>
16 #include <linux/usb.h>
17 #include <linux/usb/hcd.h>
19 #include <linux/dma-mapping.h>
21 #include "ehci.h"
23 #define rdl(off) readl_relaxed(hcd->regs + (off))
24 #define wrl(off, val) writel_relaxed((val), hcd->regs + (off))
57 #define DRIVER_DESC "EHCI orion driver"
[all …]
Dehci-pci.c1 // SPDX-License-Identifier: GPL-2.0+
3 * EHCI HCD (Host Controller Driver) PCI Bus Glue.
5 * Copyright (c) 2000-2004 by David Brownell
11 #include <linux/usb.h>
12 #include <linux/usb/hcd.h>
14 #include "ehci.h"
15 #include "pci-quirks.h"
17 #define DRIVER_DESC "EHCI PCI platform driver"
19 static const char hcd_name[] = "ehci-pci";
27 /*-------------------------------------------------------------------------*/
[all …]
Dehci-hcd.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Enhanced Host Controller Interface (EHCI) driver for USB.
7 * Copyright (c) 2000-2004 by David Brownell
23 #include <linux/usb.h>
24 #include <linux/usb/hcd.h>
25 #include <linux/usb/otg.h>
27 #include <linux/dma-mapping.h>
41 /*-------------------------------------------------------------------------*/
44 * EHCI hc_driver implementation ... experimental, incomplete.
47 * USB 2.0 shows up in upcoming www.pcmcia.org technology.
[all …]
Dehci-platform.c1 // SPDX-License-Identifier: GPL-2.0
3 * Generic platform ehci driver
6 * Copyright 2010-2012 Hauke Mehrtens <hauke@hauke-m.de>
9 * Derived from the ohci-ssb driver
12 * Derived from the EHCI-PCI driver
13 * Copyright (c) 2000-2004 by David Brownell
15 * Derived from the ohci-pci driver
17 * Copyright 2000-2002 David Brownell
23 #include <linux/dma-mapping.h>
34 #include <linux/usb.h>
[all …]
Dehci-grlib.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Driver for Aeroflex Gaisler GRLIB GRUSBHC EHCI host controller
9 * Based on ehci-ppc-of.c which is:
11 * and in turn based on "ehci-ppc-soc.c" by Stefan Roese <sr@denx.de>
12 * and "ohci-ppc-of.c" by Sylvain Munaut <tnt@246tNt.com>
26 .product_desc = "GRLIB GRUSBHC EHCI",
74 struct device_node *dn = op->dev.of_node; in ehci_hcd_grlib_probe()
76 struct ehci_hcd *ehci = NULL; in ehci_hcd_grlib_probe() local
83 return -ENODEV; in ehci_hcd_grlib_probe()
85 dev_dbg(&op->dev, "initializing GRUSBHC EHCI USB Controller\n"); in ehci_hcd_grlib_probe()
[all …]
Dehci-exynos.c1 // SPDX-License-Identifier: GPL-2.0+
3 * Samsung Exynos USB HOST EHCI Controller
11 #include <linux/dma-mapping.h>
19 #include <linux/usb.h>
20 #include <linux/usb/hcd.h>
22 #include "ehci.h"
24 #define DRIVER_DESC "EHCI Exynos driver"
46 #define to_exynos_ehci(hcd) (struct exynos_ehci_hcd *)(hcd_to_ehci(hcd)->priv)
56 num_phys = of_count_phandle_with_args(dev->of_node, "phys", in exynos_ehci_get_phy()
57 "#phy-cells"); in exynos_ehci_get_phy()
[all …]
Dehci-omap.c1 // SPDX-License-Identifier: GPL-2.0+
3 * ehci-omap.c - driver for USBHOST on OMAP3/4 processors
5 * Bus Glue for the EHCI controllers in OMAP3/4
8 * Copyright (C) 2007-2013 Texas Instruments, Inc.
17 * Based on "ehci-fsl.c" and "ehci-au1xxx.c" ehci glue layers
25 #include <linux/usb/ulpi.h>
28 #include <linux/usb.h>
29 #include <linux/usb/hcd.h>
31 #include <linux/dma-mapping.h>
33 #include "ehci.h"
[all …]
Dehci-npcm7xx.c1 // SPDX-License-Identifier: GPL-2.0
3 * Nuvoton NPCM7xx driver for EHCI HCD
9 * Based on various ehci-spear.c driver
13 #include <linux/dma-mapping.h>
20 #include <linux/usb.h>
21 #include <linux/usb/hcd.h>
23 #include "ehci.h"
25 #define DRIVER_DESC "EHCI npcm7xx driver"
56 dev_dbg(&pdev->dev, "initializing npcm7xx ehci USB Controller\n"); in npcm7xx_ehci_hcd_drv_probe()
59 return -ENODEV; in npcm7xx_ehci_hcd_drv_probe()
[all …]
Dehci-atmel.c1 // SPDX-License-Identifier: GPL-2.0
3 * Driver for EHCI UHP on Atmel chips
8 * Based on various ehci-*.c drivers
12 #include <linux/dma-mapping.h>
19 #include <linux/usb.h>
20 #include <linux/usb/hcd.h>
21 #include <linux/usb/phy.h>
22 #include <linux/usb/of.h>
24 #include "ehci.h"
26 #define DRIVER_DESC "EHCI Atmel driver"
[all …]
Dehci-mv.c1 // SPDX-License-Identifier: GPL-2.0+
13 #include <linux/usb/otg.h>
14 #include <linux/usb/of.h>
18 #include <linux/usb/hcd.h>
20 #include "ehci.h"
27 #define hcd_to_ehci_hcd_mv(h) ((struct ehci_hcd_mv *)hcd_to_ehci(h)->priv)
30 /* Which mode does this ehci running OTG/Host ? */
49 retval = clk_prepare_enable(ehci_mv->clk); in mv_ehci_enable()
53 retval = phy_init(ehci_mv->phy); in mv_ehci_enable()
55 clk_disable_unprepare(ehci_mv->clk); in mv_ehci_enable()
[all …]
/linux-6.12.1/drivers/usb/chipidea/
Dci_hdrc_tegra.c1 // SPDX-License-Identifier: GPL-2.0
14 #include <linux/usb.h>
15 #include <linux/usb/chipidea.h>
16 #include <linux/usb/hcd.h>
17 #include <linux/usb/of.h>
18 #include <linux/usb/phy.h>
22 #include "../host/ehci.h"
77 .compatible = "nvidia,tegra20-ehci",
80 .compatible = "nvidia,tegra30-ehci",
83 .compatible = "nvidia,tegra20-udc",
[all …]
/linux-6.12.1/Documentation/usb/
Dehci.rst2 EHCI driver
5 27-Dec-2002
7 The EHCI driver is used to talk to high speed USB 2.0 devices using
8 USB 2.0-capable host controller hardware. The USB 2.0 standard is
9 compatible with the USB 1.1 standard. It defines three transfer speeds:
11 - "High Speed" 480 Mbit/sec (60 MByte/sec)
12 - "Full Speed" 12 Mbit/sec (1.5 MByte/sec)
13 - "Low Speed" 1.5 Mbit/sec
15 USB 1.1 only addressed full speed and low speed. High speed devices
16 can be used on USB 1.1 systems, but they slow down to USB 1.1 speeds.
[all …]
/linux-6.12.1/Documentation/arch/x86/
Dearlyprintk.rst1 .. SPDX-License-Identifier: GPL-2.0
7 Mini-HOWTO for using the earlyprintk=dbgp boot option with a
10 You need two computers, the 'USB debug key' special gadget and
11 two USB cables, connected like this::
13 [host/target] <-------> [USB debug key] <-------> [client/console]
18 a) Host/target system needs to have USB debug port capability.
21 the lspci -vvv output::
23 # lspci -vvv
25 …00:1d.7 USB Controller: Intel Corporation 82801H (ICH8 Family) USB2 EHCI Controller #1 (rev 03) (p…
27 …Control: I/O- Mem+ BusMaster+ SpecCycle- MemWINV- VGASnoop- ParErr- Stepping- SERR+ FastB2B- DisIN…
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/mfd/
Domap-usb-host.txt1 OMAP HS USB Host
5 - compatible: should be "ti,usbhs-host"
6 - reg: should contain one register range i.e. start and length
7 - ti,hwmods: must contain "usb_host_hs"
11 - num-ports: number of USB ports. Usually this is automatically detected
15 - portN-mode: String specifying the port mode for port N, where N can be
18 "ehci-phy",
19 "ehci-tll",
20 "ehci-hsic",
21 "ohci-phy-6pin-datse0",
[all …]
/linux-6.12.1/drivers/phy/marvell/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
6 bool "Armada 375 USB cluster PHY support" if COMPILE_TEST
20 tristate "Marvell Berlin USB PHY Driver"
25 Enable this to support the USB PHY on Marvell Berlin SoCs.
56 used by various controllers (Ethernet, sata, usb, PCIe...).
67 lanes can be used by various controllers (Ethernet, sata, usb,
85 tristate "Marvell USB HSIC 28nm PHY Driver"
89 Enable this to support Marvell USB HSIC PHY driver for Marvell
91 The PHY driver will be used by Marvell ehci driver.
96 tristate "Marvell USB 2.0 28nm PHY Driver"
[all …]

12345678910>>...13