Home
last modified time | relevance | path

Searched +full:syscon +full:- +full:type (Results 1 – 25 of 470) sorted by relevance

12345678910>>...19

/linux-6.12.1/Documentation/devicetree/bindings/soc/loongson/
Dloongson,ls2k-pmc.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/loongson/loongson,ls2k-pmc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Loongson-2 Power Manager controller
10 - Yinbo Zhu <zhuyinbo@loongson.cn>
15 - items:
16 - const: loongson,ls2k0500-pmc
17 - const: syscon
18 - items:
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/mfd/
Dcanaan,k210-sysctl.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mfd/canaan,k210-sysctl.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Damien Le Moal <dlemoal@kernel.org>
20 - const: canaan,k210-sysctl
21 - const: syscon
22 - const: simple-mfd
29 clock-names:
31 - const: pclk
[all …]
Darm,dev-platforms-syscon.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/mfd/arm,dev-platforms-syscon.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Linus Walleij <linus.walleij@linaro.org>
20 - items:
21 - enum:
22 - arm,integrator-ap-syscon
23 - arm,integrator-cp-syscon
24 - arm,integrator-sp-syscon
[all …]
Datmel-matrix.txt4 behavior (master/slave priorities, undefined burst length type, ...)
7 - compatible: Should be one of the following
8 "atmel,at91sam9260-matrix", "syscon"
9 "atmel,at91sam9261-matrix", "syscon"
10 "atmel,at91sam9263-matrix", "syscon"
11 "atmel,at91sam9rl-matrix", "syscon"
12 "atmel,at91sam9g45-matrix", "syscon"
13 "atmel,at91sam9n12-matrix", "syscon"
14 "atmel,at91sam9x5-matrix", "syscon"
15 "atmel,sama5d3-matrix", "syscon"
[all …]
Dsyscon-common.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mfd/syscon-common.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
12 represent as any specific type of device. The typical use-case is
13 for some other node's driver, or platform-specific code, to acquire
14 a reference to the syscon node (e.g. by phandle, node path, or
20 - Lee Jones <lee@kernel.org>
26 const: syscon
29 - compatible
[all …]
Daspeed,ast2x00-scu.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/mfd/aspeed,ast2x00-scu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
14 - Joel Stanley <joel@jms.id.au>
15 - Andrew Jeffery <andrew@aj.id.au>
20 - enum:
21 - aspeed,ast2400-scu
22 - aspeed,ast2500-scu
23 - aspeed,ast2600-scu
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/soc/ti/
Dti,pruss.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 TI Programmable Real-Time Unit and Industrial Communication Subsystem
11 - Suman Anna <s-anna@ti.com>
15 The Programmable Real-Time Unit and Industrial Communication Subsystem
16 (PRU-ICSS a.k.a. PRUSS) is present on various TI SoCs such as AM335x, AM437x,
17 Keystone 66AK2G, OMAP-L138/DA850 etc. A PRUSS consists of dual 32-bit RISC
18 cores (Programmable Real-Time Units, or PRUs), shared RAM, data and
23 peripheral interfaces, fast real-time responses, or specialized data handling.
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/soc/samsung/
Dexynos-pmu.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/soc/samsung/exynos-pmu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzk@kernel.org>
12 # Custom select to avoid matching all nodes with 'syscon'
18 - google,gs101-pmu
19 - samsung,exynos3250-pmu
20 - samsung,exynos4210-pmu
21 - samsung,exynos4212-pmu
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/soc/starfive/
Dstarfive,jh7110-syscon.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/starfive/starfive,jh7110-syscon.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - William Qiu <william.qiu@starfivetech.com>
19 - items:
20 - const: starfive,jh7110-sys-syscon
21 - const: syscon
22 - const: simple-mfd
23 - items:
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/net/
Dstm32-dwmac.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/net/stm32-dwmac.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Alexandre Torgue <alexandre.torgue@foss.st.com>
12 - Christophe Roullier <christophe.roullier@foss.st.com>
23 - st,stm32-dwmac
24 - st,stm32mp1-dwmac
25 - st,stm32mp13-dwmac
26 - st,stm32mp25-dwmac
[all …]
Dti,icssg-prueth.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/net/ti,icssg-prueth.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Md Danish Anwar <danishanwar@ti.com>
13 Ethernet based on the Programmable Real-Time Unit and Industrial
19 - ti,am642-icssg-prueth # for AM64x SoC family
20 - ti,am654-icssg-prueth # for AM65x SoC family
21 - ti,am654-sr1-icssg-prueth # for AM65x SoC family, SR1.0
32 dma-names:
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/soc/cirrus/
Dcirrus,ep9301-syscon.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
4 $id: http://devicetree.org/schemas/soc/cirrus/cirrus,ep9301-syscon.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Alexander Sverdlin <alexander.sverdlin@gmail.com>
11 - Nikita Shubin <nikita.shubin@maquefel.me>
14 Central resources are controlled by a set of software-locked registers,
15 which can be used to prevent accidental accesses. Syscon generates
19 The System Controller (Syscon) provides:
20 - Clock control
[all …]
/linux-6.12.1/drivers/tty/serial/
Dclps711x.c1 // SPDX-License-Identifier: GPL-2.0+
25 #include <linux/mfd/syscon.h>
26 #include <linux/mfd/syscon/clps711x.h>
42 #define UBRLCR_BAUD_MASK ((1 << 12) - 1)
58 struct regmap *syscon; member
73 struct clps711x_port *s = dev_get_drvdata(port->dev); in uart_clps711x_stop_tx()
75 if (s->tx_enabled) { in uart_clps711x_stop_tx()
76 disable_irq(port->irq); in uart_clps711x_stop_tx()
77 s->tx_enabled = 0; in uart_clps711x_stop_tx()
83 struct clps711x_port *s = dev_get_drvdata(port->dev); in uart_clps711x_start_tx()
[all …]
/linux-6.12.1/drivers/net/ethernet/ti/
Dcpsw-common.c1 // SPDX-License-Identifier: GPL-2.0+
7 #include <linux/mfd/syscon.h>
19 struct regmap *syscon; in davinci_emac_3517_get_macid() local
21 syscon = syscon_regmap_lookup_by_phandle(dev->of_node, "syscon"); in davinci_emac_3517_get_macid()
22 if (IS_ERR(syscon)) { in davinci_emac_3517_get_macid()
23 if (PTR_ERR(syscon) == -ENODEV) in davinci_emac_3517_get_macid()
25 return PTR_ERR(syscon); in davinci_emac_3517_get_macid()
28 regmap_read(syscon, CTRL_MAC_LO_REG(offset, slave), &macid_lsb); in davinci_emac_3517_get_macid()
29 regmap_read(syscon, CTRL_MAC_HI_REG(offset, slave), &macid_msb); in davinci_emac_3517_get_macid()
46 struct regmap *syscon; in cpsw_am33xx_cm_get_macid() local
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/soc/rockchip/
Dgrf.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Heiko Stuebner <heiko@sntech.de>
15 - items:
16 - enum:
17 - rockchip,rk3288-sgrf
18 - rockchip,rk3566-pipe-grf
19 - rockchip,rk3568-pcie3-phy-grf
20 - rockchip,rk3568-pipe-grf
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/arm/amlogic/
Damlogic,meson-gx-ao-secure.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
4 ---
5 $id: http://devicetree.org/schemas/arm/amlogic/amlogic,meson-gx-ao-secure.yaml#
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Neil Armstrong <neil.armstrong@linaro.org>
17 # We need a select here so we don't match all nodes with 'syscon'
22 const: amlogic,meson-gx-ao-secure
24 - compatible
29 - items:
30 - const: amlogic,meson-gx-ao-secure
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/phy/
Dphy-rockchip-usbdp.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/phy/phy-rockchip-usbdp.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Frank Wang <frank.wang@rock-chips.com>
11 - Zhang Yubing <yubing.zhang@rock-chips.com>
16 - rockchip,rk3588-usbdp-phy
21 "#phy-cells":
23 Cell allows setting the type of the PHY. Possible values are:
24 - PHY_TYPE_USB3
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/net/pcs/
Dmediatek,sgmiisys.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Matthias Brugger <matthias.bgg@gmail.com>
19 - items:
20 - enum:
21 - mediatek,mt7622-sgmiisys
22 - mediatek,mt7629-sgmiisys
23 - mediatek,mt7981-sgmiisys_0
24 - mediatek,mt7981-sgmiisys_1
[all …]
/linux-6.12.1/drivers/thermal/
Darmada_thermal.c1 // SPDX-License-Identifier: GPL-2.0-only
18 #include <linux/mfd/syscon.h>
68 struct regmap *syscon; member
85 /* Formula coeficients: temp = (b - m * reg) / div */
100 /* Syscon access */
117 SYSCON enumerator
118 } type; member
126 * struct armada_thermal_sensor - hold the information of one thermal sensor
139 struct armada_thermal_data *data = priv->data; in armadaxp_init()
142 regmap_read(priv->syscon, data->syscon_control1_off, &reg); in armadaxp_init()
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/usb/
Dmediatek,mtu3.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
4 ---
6 $schema: http://devicetree.org/meta-schemas/core.yaml#
11 - Chunfeng Yun <chunfeng.yun@mediatek.com>
14 - $ref: usb-drd.yaml
23 - enum:
24 - mediatek,mt2712-mtu3
25 - mediatek,mt8173-mtu3
26 - mediatek,mt8183-mtu3
27 - mediatek,mt8186-mtu3
[all …]
/linux-6.12.1/arch/arm/boot/dts/mediatek/
Dmt7629.dtsi1 // SPDX-License-Identifier: GPL-2.0
8 #include <dt-bindings/interrupt-controller/irq.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/clock/mt7629-clk.h>
11 #include <dt-bindings/power/mt7622-power.h>
12 #include <dt-bindings/gpio/gpio.h>
13 #include <dt-bindings/phy/phy.h>
14 #include <dt-bindings/reset/mt7629-resets.h>
18 interrupt-parent = <&sysirq>;
19 #address-cells = <1>;
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/soc/imx/
Dfsl,imx-iomuxc-gpr.yaml1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/soc/imx/fsl,imx-iomuxc-gpr.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Peng Fan <peng.fan@nxp.com>
19 - items:
20 - enum:
21 - fsl,imx6q-iomuxc-gpr
22 - fsl,imx8mq-iomuxc-gpr
23 - const: syscon
[all …]
/linux-6.12.1/arch/arm/mach-versatile/
Dintegrator_ap.c1 // SPDX-License-Identifier: GPL-2.0-or-later
3 * Copyright (C) 2000-2003 Deep Blue Solutions Ltd
16 #include <linux/mfd/syscon.h>
22 #include "integrator-hardware.h"
23 #include "integrator-cm.h"
49 .type = MT_DEVICE
54 .type = MT_DEVICE
76 writel(-1, VA_IC_BASE + IRQ_ENABLE_CLEAR); in irq_resume()
77 writel(-1, VA_IC_BASE + FIQ_ENABLE_CLEAR); in irq_resume()
109 u32 phybase = dev->res.start; in integrator_uart_set_mctrl()
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/opp/
Doperating-points-v2-ti-cpu.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/opp/operating-points-v2-ti-cpu.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
14 and voltage values based on device type and speed bin information
18 This document extends the operating-points-v2 binding by providing
22 - Dhruva Gole <d-gole@ti.com>
25 - $ref: opp-v2-base.yaml#
29 const: operating-points-v2-ti-cpu
31 syscon:
[all …]
/linux-6.12.1/drivers/net/can/c_can/
Dc_can_platform.c9 * - Sascha Hauer, Marc Kleine-Budde, Pengutronix <s.hauer@pengutronix.de>
10 * - Simon Kallweit, intefo AG <simon.kallweit@intefo.ch>
36 #include <linux/mfd/syscon.h>
47 /* 16-bit c_can registers can be arranged differently in the memory
48 * architecture of different implementations. For example: 16-bit
49 * registers can be aligned to a 16-bit boundary or 32-bit boundary etc.
55 return readw(priv->base + priv->regs[index]); in c_can_plat_read_reg_aligned_to_16bit()
61 writew(val, priv->base + priv->regs[index]); in c_can_plat_write_reg_aligned_to_16bit()
67 return readw(priv->base + 2 * priv->regs[index]); in c_can_plat_read_reg_aligned_to_32bit()
73 writew(val, priv->base + 2 * priv->regs[index]); in c_can_plat_write_reg_aligned_to_32bit()
[all …]

12345678910>>...19