Home
last modified time | relevance | path

Searched full:sys_reg (Results 1 – 25 of 35) sorted by relevance

12

/linux-6.12.1/tools/arch/arm64/include/asm/
Dsysreg.h38 #define sys_reg(op0, op1, crn, crm, op2) \ macro
43 #define sys_insn sys_reg
129 * come from here. The header relies on the definition of sys_reg()
138 #define SYS_SVCR_SMSTOP_SM_EL0 sys_reg(0, 3, 4, 2, 3)
139 #define SYS_SVCR_SMSTART_SM_EL0 sys_reg(0, 3, 4, 3, 3)
140 #define SYS_SVCR_SMSTOP_SMZA_EL0 sys_reg(0, 3, 4, 6, 3)
142 #define SYS_DBGBVRn_EL1(n) sys_reg(2, 0, 0, n, 4)
143 #define SYS_DBGBCRn_EL1(n) sys_reg(2, 0, 0, n, 5)
144 #define SYS_DBGWVRn_EL1(n) sys_reg(2, 0, 0, n, 6)
145 #define SYS_DBGWCRn_EL1(n) sys_reg(2, 0, 0, n, 7)
[all …]
/linux-6.12.1/arch/arm64/include/asm/
Dsysreg.h39 #define sys_reg(op0, op1, crn, crm, op2) \ macro
44 #define sys_insn sys_reg
113 #define SYS_PSTATE_PAN sys_reg(3, 0, 4, 2, 3)
164 * come from here. The header relies on the definition of sys_reg()
173 #define SYS_SVCR_SMSTOP_SM_EL0 sys_reg(0, 3, 4, 2, 3)
174 #define SYS_SVCR_SMSTART_SM_EL0 sys_reg(0, 3, 4, 3, 3)
175 #define SYS_SVCR_SMSTOP_SMZA_EL0 sys_reg(0, 3, 4, 6, 3)
177 #define SYS_DBGBVRn_EL1(n) sys_reg(2, 0, 0, n, 4)
178 #define SYS_DBGBCRn_EL1(n) sys_reg(2, 0, 0, n, 5)
179 #define SYS_DBGWVRn_EL1(n) sys_reg(2, 0, 0, n, 6)
[all …]
Dapple_m1_pmu.h10 #define SYS_IMP_APL_PMC0_EL1 sys_reg(3, 2, 15, 0, 0)
11 #define SYS_IMP_APL_PMC1_EL1 sys_reg(3, 2, 15, 1, 0)
12 #define SYS_IMP_APL_PMC2_EL1 sys_reg(3, 2, 15, 2, 0)
13 #define SYS_IMP_APL_PMC3_EL1 sys_reg(3, 2, 15, 3, 0)
14 #define SYS_IMP_APL_PMC4_EL1 sys_reg(3, 2, 15, 4, 0)
15 #define SYS_IMP_APL_PMC5_EL1 sys_reg(3, 2, 15, 5, 0)
16 #define SYS_IMP_APL_PMC6_EL1 sys_reg(3, 2, 15, 6, 0)
17 #define SYS_IMP_APL_PMC7_EL1 sys_reg(3, 2, 15, 7, 0)
18 #define SYS_IMP_APL_PMC8_EL1 sys_reg(3, 2, 15, 9, 0)
19 #define SYS_IMP_APL_PMC9_EL1 sys_reg(3, 2, 15, 10, 0)
[all …]
Darm_dsu_pmu.h18 #define CLUSTERPMCR_EL1 sys_reg(3, 0, 15, 5, 0)
19 #define CLUSTERPMCNTENSET_EL1 sys_reg(3, 0, 15, 5, 1)
20 #define CLUSTERPMCNTENCLR_EL1 sys_reg(3, 0, 15, 5, 2)
21 #define CLUSTERPMOVSSET_EL1 sys_reg(3, 0, 15, 5, 3)
22 #define CLUSTERPMOVSCLR_EL1 sys_reg(3, 0, 15, 5, 4)
23 #define CLUSTERPMSELR_EL1 sys_reg(3, 0, 15, 5, 5)
24 #define CLUSTERPMINTENSET_EL1 sys_reg(3, 0, 15, 5, 6)
25 #define CLUSTERPMINTENCLR_EL1 sys_reg(3, 0, 15, 5, 7)
26 #define CLUSTERPMCCNTR_EL1 sys_reg(3, 0, 15, 6, 0)
27 #define CLUSTERPMXEVTYPER_EL1 sys_reg(3, 0, 15, 6, 1)
[all …]
Desr.h274 sys_reg((((e) & ESR_ELx_SYS64_ISS_OP0_MASK) >> \
286 sys_reg(3, \
/linux-6.12.1/drivers/input/misc/
Diqs626a.c446 struct iqs626_sys_reg sys_reg; member
463 struct iqs626_sys_reg *sys_reg = &iqs626->sys_reg; in iqs626_parse_events() local
473 thresh = sys_reg->ch_reg_ulp.thresh; in iqs626_parse_events()
474 hyst = &sys_reg->ch_reg_ulp.hyst; in iqs626_parse_events()
479 thresh = &sys_reg->tp_grp_reg.ch_reg_tp[0].thresh; in iqs626_parse_events()
480 hyst = &sys_reg->tp_grp_reg.hyst; in iqs626_parse_events()
487 thresh = sys_reg->ch_reg_gen[i].thresh; in iqs626_parse_events()
488 hyst = &sys_reg->ch_reg_gen[i].hyst; in iqs626_parse_events()
492 thresh = &sys_reg->ch_reg_hall.thresh; in iqs626_parse_events()
493 hyst = &sys_reg->ch_reg_hall.hyst; in iqs626_parse_events()
[all …]
Diqs269a.c321 struct iqs269_sys_reg sys_reg; member
346 if (!iqs269->sys_reg.slider_select[slider_num]) in iqs269_slider_type()
359 struct iqs269_ch_reg *ch_reg = iqs269->sys_reg.ch_reg; in iqs269_ati_mode_set()
386 struct iqs269_ch_reg *ch_reg = iqs269->sys_reg.ch_reg; in iqs269_ati_mode_get()
405 struct iqs269_ch_reg *ch_reg = iqs269->sys_reg.ch_reg; in iqs269_ati_base_set()
450 struct iqs269_ch_reg *ch_reg = iqs269->sys_reg.ch_reg; in iqs269_ati_base_get()
485 struct iqs269_ch_reg *ch_reg = iqs269->sys_reg.ch_reg; in iqs269_ati_target_set()
512 struct iqs269_ch_reg *ch_reg = iqs269->sys_reg.ch_reg; in iqs269_ati_target_get()
576 iqs269->sys_reg.active |= BIT(reg); in iqs269_parse_chan()
578 iqs269->sys_reg.reseed |= BIT(reg); in iqs269_parse_chan()
[all …]
/linux-6.12.1/arch/arm64/kvm/
Demulate-nested.c578 sys_reg(3, 0, 0, 7, 7), CGT_HCR_TID3),
582 SR_RANGE_TRAP(sys_reg(3, 0, 11, 0, 0),
583 sys_reg(3, 0, 11, 15, 7), CGT_HCR_TIDCP),
584 SR_RANGE_TRAP(sys_reg(3, 1, 11, 0, 0),
585 sys_reg(3, 1, 11, 15, 7), CGT_HCR_TIDCP),
586 SR_RANGE_TRAP(sys_reg(3, 2, 11, 0, 0),
587 sys_reg(3, 2, 11, 15, 7), CGT_HCR_TIDCP),
588 SR_RANGE_TRAP(sys_reg(3, 3, 11, 0, 0),
589 sys_reg(3, 3, 11, 15, 7), CGT_HCR_TIDCP),
590 SR_RANGE_TRAP(sys_reg(3, 4, 11, 0, 0),
[all …]
Dsys_regs.h17 sys_reg((u32)(x)->Op0, (u32)(x)->Op1, \
80 /* Index into sys_reg[], or 0 if we don't need to save it. */
/linux-6.12.1/tools/testing/selftests/kvm/aarch64/
Daarch32_id_regs.c43 GUEST_ASSERT_REG_RAZ(sys_reg(3, 0, 0, 3, 3)); in guest_main()
47 GUEST_ASSERT_REG_RAZ(sys_reg(3, 0, 0, 3, 7)); in guest_main()
116 KVM_ARM64_SYS_REG(sys_reg(3, 0, 0, 3, 3)),
118 KVM_ARM64_SYS_REG(sys_reg(3, 0, 0, 3, 7)),
/linux-6.12.1/drivers/soc/qcom/
Dkryo-l2-accessors.c11 #define L2CPUSRSELR_EL1 sys_reg(3, 3, 15, 0, 6)
12 #define L2CPUSRDR_EL1 sys_reg(3, 3, 15, 0, 7)
/linux-6.12.1/arch/arm/boot/dts/nvidia/
Dtegra20-tamonten.dtsi322 vin-sm0-supply = <&sys_reg>;
323 vin-sm1-supply = <&sys_reg>;
324 vin-sm2-supply = <&sys_reg>;
332 sys_reg: sys { label
Dtegra20-paz00.dts342 vin-sm0-supply = <&sys_reg>;
343 vin-sm1-supply = <&sys_reg>;
344 vin-sm2-supply = <&sys_reg>;
352 sys_reg: sys { label
Dtegra20-ventana.dts387 vin-sm0-supply = <&sys_reg>;
388 vin-sm1-supply = <&sys_reg>;
389 vin-sm2-supply = <&sys_reg>;
397 sys_reg: sys { label
Dtegra20-harmony.dts329 vin-sm0-supply = <&sys_reg>;
330 vin-sm1-supply = <&sys_reg>;
331 vin-sm2-supply = <&sys_reg>;
339 sys_reg: sys { label
Dtegra20-seaboard.dts402 vin-sm0-supply = <&sys_reg>;
403 vin-sm1-supply = <&sys_reg>;
404 vin-sm2-supply = <&sys_reg>;
412 sys_reg: sys { label
Dtegra20-asus-tf101.dts617 vin-sm0-supply = <&sys_reg>;
618 vin-sm1-supply = <&sys_reg>;
619 vin-sm2-supply = <&sys_reg>;
627 sys_reg: sys { label
Dtegra20-acer-a500-picasso.dts553 vin-sm0-supply = <&sys_reg>;
554 vin-sm1-supply = <&sys_reg>;
555 vin-sm2-supply = <&sys_reg>;
563 sys_reg: sys { label
/linux-6.12.1/drivers/irqchip/
Dirq-apple-aic.c167 #define SYS_IMP_APL_IPI_RR_LOCAL_EL1 sys_reg(3, 5, 15, 0, 0)
168 #define SYS_IMP_APL_IPI_RR_GLOBAL_EL1 sys_reg(3, 5, 15, 0, 1)
179 #define SYS_IMP_APL_IPI_SR_EL1 sys_reg(3, 5, 15, 1, 1)
183 #define SYS_IMP_APL_VM_TMR_FIQ_ENA_EL2 sys_reg(3, 5, 15, 1, 3)
188 #define SYS_IMP_APL_IPI_CR_EL1 sys_reg(3, 5, 15, 3, 1)
191 #define SYS_IMP_APL_UPMCR0_EL1 sys_reg(3, 7, 15, 0, 4)
199 #define SYS_IMP_APL_UPMSR_EL1 sys_reg(3, 7, 15, 6, 4)
/linux-6.12.1/arch/arm/boot/dts/samsung/
Dexynos4.dtsi172 sys_reg: syscon@10010000 { label
221 samsung,sysreg = <&sys_reg>;
234 samsung,sysreg = <&sys_reg>;
247 samsung,sysreg = <&sys_reg>;
260 samsung,sysreg = <&sys_reg>;
711 samsung,sysreg = <&sys_reg>;
/linux-6.12.1/arch/arm64/kernel/
Dcpufeature.c151 .sys_reg = SYS_##reg, \
825 * its sys_reg() encoding. With the array arm64_ftr_regs sorted in the
849 * its sys_reg() encoding. This calls get_arm64_ftr_reg_nowarn().
960 static void init_cpu_ftr_reg(u32 sys_reg, u64 new) in init_cpu_ftr_reg() argument
968 struct arm64_ftr_reg *reg = get_arm64_ftr_reg(sys_reg); in init_cpu_ftr_reg()
1578 return read_sanitised_ftr_reg(entry->sys_reg); in read_scoped_sysreg()
1580 return __read_sysreg_by_encoding(entry->sys_reg); in read_scoped_sysreg()
1590 regp = get_arm64_ftr_reg(entry->sys_reg); in has_user_cpuid_feature()
2186 boot_val = cpuid_feature_extract_field(read_sanitised_ftr_reg(entry->sys_reg), in has_address_auth_cpucap()
2191 sec_val = cpuid_feature_extract_field(__read_sysreg_by_encoding(entry->sys_reg), in has_address_auth_cpucap()
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/media/
Dsamsung,exynos4210-fimc.yaml141 samsung,sysreg = <&sys_reg>;
Dsamsung,fimc.yaml144 samsung,sysreg = <&sys_reg>;
/linux-6.12.1/Documentation/devicetree/bindings/regulator/
Dtps6586x.txt57 sys_reg: sys {
/linux-6.12.1/Documentation/devicetree/bindings/display/samsung/
Dsamsung,fimd.yaml179 samsung,sysreg = <&sys_reg>;

12