Home
last modified time | relevance | path

Searched full:sys_ck (Results 1 – 25 of 46) sorted by relevance

12

/linux-6.12.1/arch/arm/boot/dts/ti/omap/
Domap24xx-clocks.dtsi99 sys_ck: sys_ck@60 { label
124 clocks = <&sys_ck>, <&sys_ck>;
131 clocks = <&sys_ck>;
141 clocks = <&sys_ck>;
203 clocks = <&core_ck>, <&sys_ck>, <&func_96m_ck>, <&func_54m_ck>;
431 …clocks = <&sys_ck>, <&core_ck>, <&core_d2_ck>, <&core_d3_ck>, <&core_d4_ck>, <&core_d5_ck>, <&core…
453 clocks = <&sys_ck>, <&func_48m_ck>;
528 clocks = <&sys_ck>;
544 clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
573 clocks = <&func_32k_ck>, <&sys_ck>, <&alt_ck>;
[all …]
Domap3xxx-clocks.dtsi21 sys_ck: sys_ck@1270 { label
74 clocks = <&sys_ck>;
215 clocks = <&sys_ck>, <&sys_ck>;
256 clocks = <&sys_ck>, <&sys_ck>;
293 clocks = <&sys_ck>, <&emu_core_alwon_ck>, <&emu_per_alwon_ck>, <&emu_mpu_alwon_ck>;
331 clocks = <&sys_ck>, <&emu_core_alwon_ck>, <&emu_per_alwon_ck>, <&emu_mpu_alwon_ck>;
403 clocks = <&sys_ck>, <&dpll1_fck>;
455 clocks = <&cm_96m_fck>, <&sys_ck>;
630 clocks = <&core_ck>, <&sys_ck>, <&cm_96m_fck>, <&omap_54m_fck>;
707 clocks = <&omap_32k_fck>, <&sys_ck>;
[all …]
Domap34xx-omap36xx-clocks.dtsi174 clocks = <&sys_ck>;
182 clocks = <&sys_ck>;
207 clocks = <&sys_ck>, <&dpll2_fck>;
243 clocks = <&sys_ck>;
Domap36xx-clocks.dtsi11 clocks = <&sys_ck>, <&sys_ck>;
Domap36xx-am35xx-omap3430es2plus-clocks.dtsi28 clocks = <&sys_ck>, <&sys_ck>;
115 clocks = <&sys_ck>;
Dam35xx-clocks.dtsi51 clocks = <&sys_ck>;
59 clocks = <&sys_ck>;
Dam3517.dtsi208 assigned-clock-parents = <&sys_ck>;
218 assigned-clock-parents = <&sys_ck>;
Domap3-beagle-ab4.dts45 assigned-clock-parents = <&sys_ck>;
Domap36xx-omap3430es2plus-clocks.dtsi106 clocks = <&sys_ck>;
187 …clocks = <&sys_ck>, <&sys_d2_ck>, <&omap_96m_d2_fck>, <&omap_96m_d4_fck>, <&omap_96m_d8_fck>, <&om…
/linux-6.12.1/arch/arm/mach-omap2/
Dclkt2xxx_virt_prcm_set.c190 * omap2xxx_clkt_vps_late_init - store a copy of the sys_ck rate
192 * Store a copy of the sys_ck rate for later use by the OMAP2xxx DVFS
193 * code. (The sys_ck rate does not -- or rather, must not -- change
195 * sys_ck rate, but before the virt_prcm_set clock rate is
202 c = clk_get(NULL, "sys_ck"); in omap2xxx_clkt_vps_late_init()
204 WARN(1, "could not locate sys_ck\n"); in omap2xxx_clkt_vps_late_init()
Dvoltage.c247 struct clk *sys_ck; in omap_voltage_late_init() local
252 sys_ck = clk_get(NULL, voltdm->sys_clk.name); in omap_voltage_late_init()
253 if (IS_ERR(sys_ck)) { in omap_voltage_late_init()
257 voltdm->sys_clk.rate = clk_get_rate(sys_ck); in omap_voltage_late_init()
259 clk_put(sys_ck); in omap_voltage_late_init()
Domap2-restart.c19 * clock and the sys_ck. Used during the reset process
56 reset_sys_ck = clk_get(NULL, "sys_ck"); in omap2xxx_common_look_up_clks_for_reset()
Dvoltagedomains3xxx_data.c95 static const char *const sys_clk_name __initconst = "sys_ck";
/linux-6.12.1/Documentation/devicetree/bindings/usb/
Dmediatek,mtu3.yaml75 - const: sys_ck # required, others are optional
246 clock-names = "sys_ck";
264 clock-names = "sys_ck", "ref_ck";
282 clock-names = "sys_ck";
296 clock-names = "sys_ck", "ref_ck";
316 clock-names = "sys_ck";
332 clock-names = "sys_ck";
Dmediatek,mtk-xhci.yaml86 - const: sys_ck # required, the following ones are optional
218 clock-names = "sys_ck", "ref_ck";
/linux-6.12.1/drivers/clk/ti/
Dclk-2xxx.c26 DT_CLK(NULL, "sys_ck", "sys_ck"),
138 DT_CLK(NULL, "timer_sys_ck", "sys_ck"),
234 (clk_get_rate(clk_get_sys(NULL, "sys_ck")) / 1000000), in omap2xxx_dt_clk_init()
235 (clk_get_rate(clk_get_sys(NULL, "sys_ck")) / 100000) % 10, in omap2xxx_dt_clk_init()
/linux-6.12.1/Documentation/devicetree/bindings/clock/ti/
Ddpll.txt77 clocks = <&sys_ck>, <&dpll2_fck>;
94 clocks = <&sys_ck>, <&sys_ck>;
Dapll.txt38 clocks = <&sys_ck>;
/linux-6.12.1/drivers/pci/controller/
Dpcie-mediatek.c170 * @sys_ck: pointer to transaction/data link layer clock
192 struct clk *sys_ck; member
259 clk_disable_unprepare(port->sys_ck); in mtk_pcie_put_resources()
834 err = clk_prepare_enable(port->sys_ck); in mtk_pcie_enable_port()
836 dev_err(dev, "failed to enable sys_ck%d clock\n", port->slot); in mtk_pcie_enable_port()
904 clk_disable_unprepare(port->sys_ck); in mtk_pcie_enable_port()
930 snprintf(name, sizeof(name), "sys_ck%d", slot); in mtk_pcie_parse_port()
931 port->sys_ck = devm_clk_get(dev, name); in mtk_pcie_parse_port()
932 if (IS_ERR(port->sys_ck)) { in mtk_pcie_parse_port()
933 dev_err(dev, "failed to get sys_ck%d clock\n", slot); in mtk_pcie_parse_port()
[all …]
/linux-6.12.1/drivers/video/fbdev/omap/
Dhwa742.c130 struct clk *sys_ck; member
915 clk_disable(hwa742.sys_ck); in hwa742_suspend()
920 clk_enable(hwa742.sys_ck); in hwa742_resume()
952 hwa742.sys_ck = clk_get(NULL, "hwa_sys_ck"); in hwa742_init()
962 ext_clk = clk_get_rate(hwa742.sys_ck); in hwa742_init()
966 clk_prepare_enable(hwa742.sys_ck); in hwa742_init()
1025 clk_disable_unprepare(hwa742.sys_ck); in hwa742_init()
1039 clk_disable_unprepare(hwa742.sys_ck); in hwa742_cleanup()
/linux-6.12.1/arch/arm64/boot/dts/mediatek/
Dmt7988a.dtsi177 clock-names = "sys_ck", "ref_ck", "mcu_ck", "dma_ck", "xhci_ck";
191 clock-names = "sys_ck", "ref_ck", "mcu_ck", "dma_ck", "xhci_ck";
Dmt2712e.dtsi807 clock-names = "sys_ck";
822 clock-names = "sys_ck", "ref_ck";
871 clock-names = "sys_ck";
886 clock-names = "sys_ck", "ref_ck";
/linux-6.12.1/include/dt-bindings/clock/
Dstm32h7-clks.h31 #define SYS_CK 30 macro
/linux-6.12.1/arch/arm/mach-omap1/
Dclock_data.c65 #define SOFT_PERIPH_REQ_SHIFT 5 /* sys_ck gate for UART2 ? */
67 #define SOFT_USB_REQ_SHIFT 3 /* sys_ck gate for USB host? */
68 #define SOFT_SDW_REQ_SHIFT 2 /* sys_ck gate for Bluetooth? */
69 #define SOFT_COM_REQ_SHIFT 1 /* sys_ck gate for com proc? */
/linux-6.12.1/drivers/clk/
Dclk-stm32h7.c83 static const char * const dfsdm1_src[] = { "pclk2", "sys_ck" };
144 "sys_ck", "pll2_p", "hse_ck", "pll1_p", "csi_ck", "lsi_ck" };
514 "sys_ck", CLK_IGNORE_UNUSED, base + RCC_D1CFGR, 8, 4, 0, in register_core_and_bus_clocks()
584 M_MCLOC("sys_ck", sys_src, RCC_CFGR, 0, 3),

12