Searched +full:sun8i +full:- +full:h3 +full:- +full:system +full:- +full:controller (Results 1 – 14 of 14) sorted by relevance
/linux-6.12.1/Documentation/devicetree/bindings/sram/ |
D | allwinner,sun4i-a10-system-control.yaml | 1 # SPDX-License-Identifier: GPL-2.0+ 3 --- 4 $id: http://devicetree.org/schemas/sram/allwinner,sun4i-a10-system-control.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: Allwinner A10 System Control 10 - Chen-Yu Tsai <wens@csie.org> 11 - Maxime Ripard <mripard@kernel.org> 14 The SRAM controller found on most Allwinner devices is represented 15 by a regular node for the SRAM controller itself, with sub-nodes 16 representing the SRAM handled by the SRAM controller. [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/mfd/ |
D | syscon.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: System Controller Devices 10 System controller node represents a register region containing a set 12 represent as any specific type of device. The typical use-case is 13 for some other node's driver, or platform-specific code, to acquire 20 - Lee Jones <lee@kernel.org> 30 - al,alpine-sysfabric-servic 31 - allwinner,sun8i-a83t-system-controller [all …]
|
D | syscon-common.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/mfd/syscon-common.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: System Controller Registers R/W Common Properties 10 System controller node represents a register region containing a set 12 represent as any specific type of device. The typical use-case is 13 for some other node's driver, or platform-specific code, to acquire 20 - Lee Jones <lee@kernel.org> 29 - compatible [all …]
|
/linux-6.12.1/arch/arm/boot/dts/allwinner/ |
D | sun8i-v3s.dtsi | 5 * This file is dual-licensed: you can use it either under the terms 44 #include <dt-bindings/interrupt-controller/arm-gic.h> 45 #include <dt-bindings/clock/sun6i-rtc.h> 46 #include <dt-bindings/clock/sun8i-v3s-ccu.h> 47 #include <dt-bindings/reset/sun8i-v3s-ccu.h> 48 #include <dt-bindings/clock/sun8i-de2.h> 51 #address-cells = <1>; 52 #size-cells = <1>; 53 interrupt-parent = <&gic>; 56 #address-cells = <1>; [all …]
|
D | sun8i-r40.dtsi | 2 * Copyright 2017 Chen-Yu Tsai <wens@csie.org> 5 * This file is dual-licensed: you can use it either under the terms 44 #include <dt-bindings/interrupt-controller/arm-gic.h> 45 #include <dt-bindings/clock/sun6i-rtc.h> 46 #include <dt-bindings/clock/sun8i-de2.h> 47 #include <dt-bindings/clock/sun8i-r40-ccu.h> 48 #include <dt-bindings/clock/sun8i-tcon-top.h> 49 #include <dt-bindings/reset/sun8i-r40-ccu.h> 50 #include <dt-bindings/reset/sun8i-de2.h> 51 #include <dt-bindings/thermal/thermal.h> [all …]
|
D | suniv-f1c100s.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR X11) 7 #include <dt-bindings/clock/suniv-ccu-f1c100s.h> 8 #include <dt-bindings/reset/suniv-ccu-f1c100s.h> 11 #address-cells = <1>; 12 #size-cells = <1>; 13 interrupt-parent = <&intc>; 16 osc24M: clk-24M { 17 #clock-cells = <0>; 18 compatible = "fixed-clock"; 19 clock-frequency = <24000000>; [all …]
|
D | sun8i-a83t.dtsi | 6 * This file is dual-licensed: you can use it either under the terms 45 #include <dt-bindings/interrupt-controller/arm-gic.h> 47 #include <dt-bindings/clock/sun8i-a83t-ccu.h> 48 #include <dt-bindings/clock/sun8i-de2.h> 49 #include <dt-bindings/clock/sun8i-r-ccu.h> 50 #include <dt-bindings/reset/sun8i-a83t-ccu.h> 51 #include <dt-bindings/reset/sun8i-de2.h> 52 #include <dt-bindings/reset/sun8i-r-ccu.h> 53 #include <dt-bindings/thermal/thermal.h> 56 interrupt-parent = <&gic>; [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/allwinner/ |
D | sun50i-a64.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 // based on the Allwinner H3 dtsi: 6 #include <dt-bindings/clock/sun50i-a64-ccu.h> 7 #include <dt-bindings/clock/sun6i-rtc.h> 8 #include <dt-bindings/clock/sun8i-de2.h> 9 #include <dt-bindings/clock/sun8i-r-ccu.h> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 11 #include <dt-bindings/reset/sun50i-a64-ccu.h> 12 #include <dt-bindings/reset/sun8i-de2.h> 13 #include <dt-bindings/reset/sun8i-r-ccu.h> [all …]
|
D | sun50i-h616.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/interrupt-controller/arm-gic.h> 7 #include <dt-bindings/clock/sun50i-h616-ccu.h> 8 #include <dt-bindings/clock/sun50i-h6-r-ccu.h> 9 #include <dt-bindings/clock/sun6i-rtc.h> 10 #include <dt-bindings/reset/sun50i-h616-ccu.h> 11 #include <dt-bindings/reset/sun50i-h6-r-ccu.h> 12 #include <dt-bindings/thermal/thermal.h> 15 interrupt-parent = <&gic>; 16 #address-cells = <2>; [all …]
|
D | sun50i-h6.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 #include <dt-bindings/interrupt-controller/arm-gic.h> 5 #include <dt-bindings/clock/sun50i-h6-ccu.h> 6 #include <dt-bindings/clock/sun50i-h6-r-ccu.h> 7 #include <dt-bindings/clock/sun6i-rtc.h> 8 #include <dt-bindings/clock/sun8i-de2.h> 9 #include <dt-bindings/clock/sun8i-tcon-top.h> 10 #include <dt-bindings/reset/sun50i-h6-ccu.h> 11 #include <dt-bindings/reset/sun50i-h6-r-ccu.h> 12 #include <dt-bindings/reset/sun8i-de2.h> [all …]
|
/linux-6.12.1/drivers/soc/sunxi/ |
D | sunxi_sram.c | 2 * Allwinner SoCs SRAM Controller Driver 6 * Author: Maxime Ripard <maxime.ripard@free-electrons.com> 61 .data = SUNXI_SRAM_DATA("A3-A4", 0x4, 0x4, 2, 75 SUNXI_SRAM_MAP(1, 1, "usb-otg")), 86 .compatible = "allwinner,sun4i-a10-sram-a3-a4", 90 .compatible = "allwinner,sun4i-a10-sram-c1", 94 .compatible = "allwinner,sun4i-a10-sram-d", 98 .compatible = "allwinner,sun50i-a64-sram-c", 118 seq_puts(s, "--------------------\n\n"); in sunxi_sram_show() 120 for_each_child_of_node(sram_dev->of_node, sram_node) { in sunxi_sram_show() [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/net/ |
D | snps,dwmac.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Alexandre Torgue <alexandre.torgue@foss.st.com> 11 - Giuseppe Cavallaro <peppe.cavallaro@st.com> 12 - Jose Abreu <joabreu@synopsys.com> 23 - snps,dwmac 24 - snps,dwmac-3.40a 25 - snps,dwmac-3.50a 26 - snps,dwmac-3.610 [all …]
|
/linux-6.12.1/drivers/net/can/spi/mcp251xfd/ |
D | mcp251xfd-core.c | 1 // SPDX-License-Identifier: GPL-2.0 3 // mcp251xfd - Microchip MCP251xFD Family CAN controller driver 6 // Marc Kleine-Budde <kernel@pengutronix.de> 10 // CAN bus driver for Microchip 25XXFD CAN Controller with SPI Interface 97 return __mcp251xfd_get_model_str(priv->devtype_data.model); in mcp251xfd_get_model_str() 142 if (!priv->reg_vdd) in mcp251xfd_vdd_enable() 145 return regulator_enable(priv->reg_vdd); in mcp251xfd_vdd_enable() 150 if (!priv->reg_vdd) in mcp251xfd_vdd_disable() 153 return regulator_disable(priv->reg_vdd); in mcp251xfd_vdd_disable() 159 if (!priv->reg_xceiver) in mcp251xfd_transceiver_enable() [all …]
|
/linux-6.12.1/ |
D | MAINTAINERS | 5 --------------------------------------------------- 19 it has been replaced by a better system and you 21 W: *Web-page* with status/info 22 Q: *Patchwork* web based patch tracking system site 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) [all …]
|