Home
last modified time | relevance | path

Searched +full:sun7i +full:- +full:a20 +full:- +full:pwm (Results 1 – 14 of 14) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/pwm/
Dallwinner,sun4i-a10-pwm.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/pwm/allwinner,sun4i-a10-pwm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Allwinner A10 PWM
10 - Chen-Yu Tsai <wens@csie.org>
11 - Maxime Ripard <mripard@kernel.org>
14 "#pwm-cells":
19 - const: allwinner,sun4i-a10-pwm
20 - const: allwinner,sun5i-a10s-pwm
[all …]
Dpwm.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/pwm/pwm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: PWM controllers (providers)
10 - Thierry Reding <thierry.reding@gmail.com>
16 pattern: "^pwm(@.*|-([0-9]|[1-9][0-9]+))?$"
18 "#pwm-cells":
20 Number of cells in a PWM specifier. Typically the cells represent, in
21 order: the chip-relative PWM number, the PWM period in nanoseconds and
[all …]
/linux-6.12.1/arch/arm/boot/dts/allwinner/
Dsun7i-a20.dtsi4 * Maxime Ripard <maxime.ripard@free-electrons.com>
6 * This file is dual-licensed: you can use it either under the terms
45 #include <dt-bindings/interrupt-controller/arm-gic.h>
46 #include <dt-bindings/thermal/thermal.h>
47 #include <dt-bindings/dma/sun4i-a10.h>
48 #include <dt-bindings/clock/sun7i-a20-ccu.h>
49 #include <dt-bindings/reset/sun4i-a10-ccu.h>
50 #include <dt-bindings/pinctrl/sun4i-a10.h>
53 interrupt-parent = <&gic>;
54 #address-cells = <1>;
[all …]
Dsun7i-a20-olimex-som204-evb.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Device Tree Source for A20-SOM204-EVB Board
9 /dts-v1/;
10 #include "sun7i-a20.dtsi"
11 #include "sunxi-common-regulators.dtsi"
14 #include <dt-bindings/gpio/gpio.h>
15 #include <dt-bindings/interrupt-controller/irq.h>
16 #include <dt-bindings/pwm/pwm.h>
19 model = "Olimex A20-SOM204-EVB";
20 compatible = "olimex,a20-olimex-som204-evb", "allwinner,sun7i-a20";
[all …]
Dsun7i-a20-wexler-tab7200.dts5 * This file is dual-licensed: you can use it either under the terms
44 /dts-v1/;
45 #include "sun7i-a20.dtsi"
46 #include "sunxi-common-regulators.dtsi"
48 #include <dt-bindings/gpio/gpio.h>
49 #include <dt-bindings/input/input.h>
50 #include <dt-bindings/interrupt-controller/irq.h>
51 #include <dt-bindings/pwm/pwm.h>
55 compatible = "wexler,tab7200", "allwinner,sun7i-a20";
62 compatible = "pwm-backlight";
[all …]
Dsuniv-f1c100s.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR X11)
7 #include <dt-bindings/clock/suniv-ccu-f1c100s.h>
8 #include <dt-bindings/reset/suniv-ccu-f1c100s.h>
11 #address-cells = <1>;
12 #size-cells = <1>;
13 interrupt-parent = <&intc>;
16 osc24M: clk-24M {
17 #clock-cells = <0>;
18 compatible = "fixed-clock";
19 clock-frequency = <24000000>;
[all …]
Dsun7i-a20-hummingbird.dts6 * This file is dual-licensed: you can use it either under the terms
45 /dts-v1/;
46 #include "sun7i-a20.dtsi"
47 #include "sunxi-common-regulators.dtsi"
49 #include <dt-bindings/gpio/gpio.h>
50 #include <dt-bindings/interrupt-controller/irq.h>
53 model = "Merrii A20 Hummingbird";
54 compatible = "merrii,a20-hummingbird", "allwinner,sun7i-a20";
65 stdout-path = "serial0:115200n8";
68 reg_mmc3_vdd: regulator-mmc3-vdd {
[all …]
Dsun8i-v3s.dtsi5 * This file is dual-licensed: you can use it either under the terms
44 #include <dt-bindings/interrupt-controller/arm-gic.h>
45 #include <dt-bindings/clock/sun6i-rtc.h>
46 #include <dt-bindings/clock/sun8i-v3s-ccu.h>
47 #include <dt-bindings/reset/sun8i-v3s-ccu.h>
48 #include <dt-bindings/clock/sun8i-de2.h>
51 #address-cells = <1>;
52 #size-cells = <1>;
53 interrupt-parent = <&gic>;
56 #address-cells = <1>;
[all …]
Dsun8i-a23-a33.dtsi2 * Copyright 2014 Chen-Yu Tsai
4 * Chen-Yu Tsai <wens@csie.org>
6 * This file is dual-licensed: you can use it either under the terms
45 #include <dt-bindings/interrupt-controller/arm-gic.h>
47 #include <dt-bindings/clock/sun6i-rtc.h>
48 #include <dt-bindings/clock/sun8i-a23-a33-ccu.h>
49 #include <dt-bindings/reset/sun8i-a23-a33-ccu.h>
52 interrupt-parent = <&gic>;
53 #address-cells = <1>;
54 #size-cells = <1>;
[all …]
Dsun7i-a20-cubietruck.dts6 * This file is dual-licensed: you can use it either under the terms
45 /dts-v1/;
46 #include "sun7i-a20.dtsi"
47 #include "sunxi-common-regulators.dtsi"
49 #include <dt-bindings/gpio/gpio.h>
50 #include <dt-bindings/interrupt-controller/irq.h>
54 compatible = "cubietech,cubietruck", "allwinner,sun7i-a20";
61 stdout-path = "serial0:115200n8";
64 hdmi-connector {
65 compatible = "hdmi-connector";
[all …]
Dsun8i-a83t.dtsi6 * This file is dual-licensed: you can use it either under the terms
45 #include <dt-bindings/interrupt-controller/arm-gic.h>
47 #include <dt-bindings/clock/sun8i-a83t-ccu.h>
48 #include <dt-bindings/clock/sun8i-de2.h>
49 #include <dt-bindings/clock/sun8i-r-ccu.h>
50 #include <dt-bindings/reset/sun8i-a83t-ccu.h>
51 #include <dt-bindings/reset/sun8i-de2.h>
52 #include <dt-bindings/reset/sun8i-r-ccu.h>
53 #include <dt-bindings/thermal/thermal.h>
56 interrupt-parent = <&gic>;
[all …]
/linux-6.12.1/drivers/pwm/
Dpwm-sun4i.c1 // SPDX-License-Identifier: GPL-2.0-only
5 * Copyright (C) 2014 Alexandre Belloni <alexandre.belloni@free-electrons.com>
8 * - When outputing the source clock directly, the PWM logic will be bypassed
21 #include <linux/pwm.h>
47 #define PWM_PRD(prd) (((prd) - 1) << 16)
100 return readl(sun4ichip->base + offset); in sun4i_pwm_readl()
106 writel(val, sun4ichip->base + offset); in sun4i_pwm_writel()
110 struct pwm_device *pwm, in sun4i_pwm_get_state() argument
118 clk_rate = clk_get_rate(sun4ichip->clk); in sun4i_pwm_get_state()
120 return -EINVAL; in sun4i_pwm_get_state()
[all …]
/linux-6.12.1/drivers/pinctrl/sunxi/
Dpinctrl-sun4i-a10.c6 * Maxime Ripard <maxime.ripard@free-electrons.com>
18 #include "pinctrl-sunxi.h"
204 SUNXI_FUNCTION_VARIANT(0x2, "pwm", /* PWM0 */
207 SUNXI_FUNCTION_VARIANT(0x3, "pwm", /* PWM0 */
215 SUNXI_FUNCTION_VARIANT(0x3, "pwm", /* PWM1 */
220 * pin descriptions are declared in the A20 user manual which
233 * is simply named "i2s". On A20 there's two and thus it's
278 SUNXI_FUNCTION_VARIANT(0x4, "pwm", /* PWM6 */
288 SUNXI_FUNCTION_VARIANT(0x4, "pwm", /* PWM7 */
307 /* Undocumented mux function on A10 - See SPDIF MCLK above */
[all …]
Dpinctrl-sun50i-a64.c4 * Copyright (C) 2016 - ARM Ltd.
7 * Based on pinctrl-sun7i-a20.c, which is:
8 * Copyright (C) 2014 Maxime Ripard <maxime.ripard@free-electrons.com>
20 #include "pinctrl-sunxi.h"
312 SUNXI_FUNCTION(0x2, "pwm"), /* PWM0 */
589 { .compatible = "allwinner,sun50i-a64-pinctrl", },
596 .name = "sun50i-a64-pinctrl",