Home
last modified time | relevance | path

Searched +full:startup +full:- +full:delay +full:- +full:ms (Results 1 – 25 of 213) sorted by relevance

123456789

/linux-6.12.1/Documentation/devicetree/bindings/input/
Dsyna,rmi4.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Jason A. Donenfeld <Jason@zx2c4.com>
11 - Matthias Schiffer <matthias.schiffer@ew.tq-group.com
12 - Vincent Huang <vincent.huang@tw.synaptics.com>
22 - syna,rmi4-i2c
23 - syna,rmi4-spi
28 '#address-cells':
31 '#size-cells':
[all …]
/linux-6.12.1/arch/arm/boot/dts/rockchip/
Drk3288-veyron-edp.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
9 backlight_regulator: backlight-regulator {
10 compatible = "regulator-fixed";
11 enable-active-high;
13 pinctrl-names = "default";
14 pinctrl-0 = <&bl_pwr_en>;
15 regulator-name = "backlight_regulator";
16 vin-supply = <&vcc33_sys>;
17 startup-delay-us = <15000>;
20 panel_regulator: panel-regulator {
[all …]
/linux-6.12.1/arch/arm64/boot/dts/freescale/
Dimx93-var-som.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
7 /dts-v1/;
12 model = "Variscite VAR-SOM-MX93 module";
13 compatible = "variscite,var-som-mx93", "fsl,imx93";
15 mmc_pwrseq: mmc-pwrseq {
16 compatible = "mmc-pwrseq-simple";
17 post-power-on-delay-ms = <100>;
18 power-off-delay-us = <10000>;
19 reset-gpios = <&gpio4 14 GPIO_ACTIVE_LOW>, /* WIFI_RESET */
23 reg_eqos_phy: regulator-eqos-phy {
[all …]
/linux-6.12.1/sound/ppc/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
22 will be called snd-powermac.
25 bool "Toggle DRC automatically at headphone/line plug-in"
49 int "Startup delay time in ms"
/linux-6.12.1/arch/arm/boot/dts/st/
Dste-ux500-samsung-janice.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Devicetree for the Samsung Galaxy S Advance GT-I9070 also known as Janice.
6 /dts-v1/;
7 #include "ste-db8500.dtsi"
8 #include "ste-ab8500.dtsi"
9 #include "ste-dbx5x0-pinctrl.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/interrupt-controller/irq.h>
[all …]
Dste-ux500-samsung-gavini.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Devicetree for the Samsung Galaxy Beam GT-I8530 also known as Gavini.
6 /dts-v1/;
7 #include "ste-db8500.dtsi"
8 #include "ste-ab8500.dtsi"
9 #include "ste-dbx5x0-pinctrl.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/interrupt-controller/irq.h>
[all …]
Dste-ux500-samsung-skomer.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Devicetree for the Samsung XCover 2 GT-S7710 also known as Skomer.
6 /dts-v1/;
7 #include "ste-db8500.dtsi"
8 #include "ste-ab8505.dtsi"
9 #include "ste-dbx5x0-pinctrl.dtsi"
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/leds/common.h>
12 #include <dt-bindings/input/input.h>
13 #include <dt-bindings/interrupt-controller/irq.h>
[all …]
Dste-ux500-samsung-codina.dts1 // SPDX-License-Identifier: GPL-2.0-only
3 * Devicetree for the Samsung Galaxy Ace 2 GT-I8160 also known as Codina.
11 * The Samsung tree further talks about GT-I8160P and GT-I8160chn (China).
12 * The GT-I8160 plain is known as the "europe" variant.
13 * The GT-I8160P is the CDMA version and it appears to not use the ST
15 * The GT-I8160chn appears to be the same as the europe variant.
17 * There is also the Codina-TMO, Samsung SGH-T599, which has its own device
21 /dts-v1/;
22 #include "ste-db8500.dtsi"
23 #include "ste-ab8500.dtsi"
[all …]
/linux-6.12.1/arch/arm64/boot/dts/qcom/
Dsdm630-sony-xperia-nile.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
10 #include <dt-bindings/gpio/gpio.h>
11 #include <dt-bindings/input/input.h>
12 #include <dt-bindings/input/gpio-keys.h>
13 #include <dt-bindings/leds/common.h>
17 qcom,msm-id = <318 0>;
18 qcom,board-id = <8 1>;
19 qcom,pmic-id = <0x1001b 0x101011a 0x00 0x00 0x1001b 0x201011a 0x00 0x00>;
21 /* This part enables graphical output via bootloader-enabled display */
25 #address-cells = <2>;
[all …]
Dmsm8998-sony-xperia-yoshino.dtsi1 // SPDX-License-Identifier: BSD-3-Clause
8 #include <dt-bindings/input/input.h>
9 #include <dt-bindings/leds/common.h>
10 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h>
18 qcom,msm-id = <0x124 0x20000>, <0x124 0x20001>; /* 8998v2, v2.1 */
19 qcom,board-id = <8 0>;
23 compatible = "gpio-gate-clock";
24 pinctrl-0 = <&div_clk1>;
25 pinctrl-names = "default";
27 #clock-cells = <0>;
[all …]
Dsc7180-trogdor-lazor.dtsi1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 #include "sc7180-trogdor-clamshell.dtsi"
11 semtech,cs0-ground;
12 semtech,combined-sensors = <3>;
14 semtech,startup-sensor = <0>;
15 semtech,proxraw-strength = <8>;
16 semtech,avg-pos-strength = <64>;
34 clock-frequency = <400000>;
37 compatible = "hid-over-i2c";
39 pinctrl-names = "default";
[all …]
Dmsm8916-motorola-common.dtsi1 // SPDX-License-Identifier: GPL-2.0-only
3 #include "msm8916-pm8916.dtsi"
4 #include "msm8916-modem-qdsp6.dtsi"
6 #include <dt-bindings/gpio/gpio.h>
7 #include <dt-bindings/input/input.h>
8 #include <dt-bindings/interrupt-controller/irq.h>
18 stdout-path = "serial0";
21 gpio-keys {
22 compatible = "gpio-keys";
24 pinctrl-0 = <&gpio_keys_default>;
[all …]
Dmsm8953-xiaomi-vince.dts1 // SPDX-License-Identifier: BSD-3-Clause
6 /dts-v1/;
11 #include <dt-bindings/leds/common.h>
13 /delete-node/ &adsp_fw_mem;
14 /delete-node/ &cont_splash_mem;
15 /delete-node/ &qseecom_mem;
16 /delete-node/ &wcnss_fw_mem;
21 chassis-type = "handset";
22 qcom,msm-id = <293 0>;
23 qcom,board-id = <0x1000b 0x08>;
[all …]
/linux-6.12.1/sound/soc/rockchip/
Drk3399_gru_sound.c1 // SPDX-License-Identifier: GPL-2.0-only
11 #include <linux/delay.h>
24 #define DRV_NAME "rk3399-gru-sound"
77 dev_err(rtd->card->dev, "%s() error setting sysclk to %u: %d\n", in rockchip_sound_max98357a_hw_params()
99 dev_err(rtd->card->dev, "Can't set cpu clock out %d\n", ret); in rockchip_sound_rt5514_hw_params()
106 dev_err(rtd->card->dev, "%s() error setting sysclk to %u: %d\n", in rockchip_sound_rt5514_hw_params()
143 return -EINVAL; in rockchip_sound_da7219_hw_params()
149 dev_err(codec_dai->dev, "Can't set cpu clock out %d\n", ret); in rockchip_sound_da7219_hw_params()
156 dev_err(codec_dai->dev, "Can't set codec clock in %d\n", ret); in rockchip_sound_da7219_hw_params()
162 dev_err(codec_dai->dev, "Can't set pll sysclk mclk %d\n", ret); in rockchip_sound_da7219_hw_params()
[all …]
/linux-6.12.1/Documentation/sound/designs/
Dtimestamping.rst7 - Trigger_tstamp is the system time snapshot taken when the .trigger
11 estimate with a delay. In the latter two cases, the low-level driver
15 provides a refined estimate with a delay.
17 - tstamp is the current system timestamp updated during the last
19 The difference (tstamp - trigger_tstamp) defines the elapsed time.
22 and delay, which combined with the trigger and current system
29 - ``avail`` reports how much can be written in the ring buffer
30 - ``delay`` reports the time it will take to hear a new sample after all
33 When timestamps are enabled, the avail/delay information is reported
43 ascii-art, this could be represented as follows (for the playback
[all …]
/linux-6.12.1/arch/arm64/boot/dts/allwinner/
Dsun50i-h5-nanopi-neo-plus2.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 /dts-v1/;
6 #include "sun50i-h5.dtsi"
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/input/input.h>
10 #include <dt-bindings/pinctrl/sun4i-a10.h>
14 compatible = "friendlyarm,nanopi-neo-plus2", "allwinner,sun50i-h5";
22 stdout-path = "serial0:115200n8";
26 compatible = "gpio-leds";
28 led-0 {
[all …]
Dsun50i-h5-nanopi-r1s-h5.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
5 * Based on sun50i-h5-nanopi-neo-plus2.dts, which is:
10 /dts-v1/;
11 #include "sun50i-h5.dtsi"
12 #include "sun50i-h5-cpu-opp.dtsi"
14 #include <dt-bindings/gpio/gpio.h>
15 #include <dt-bindings/input/input.h>
16 #include <dt-bindings/leds/common.h>
20 compatible = "friendlyarm,nanopi-r1s-h5", "allwinner,sun50i-h5";
29 stdout-path = "serial0:115200n8";
[all …]
/linux-6.12.1/arch/arm64/boot/dts/rockchip/
Drk3568-bpi-r2-pro.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
3 * Author: Frank Wunderlich <frank-w@public-files.de>
7 /dts-v1/;
8 #include <dt-bindings/gpio/gpio.h>
9 #include <dt-bindings/leds/common.h>
10 #include <dt-bindings/pinctrl/rockchip.h>
11 #include <dt-bindings/soc/rockchip,vop2.h>
15 model = "Bananapi-R2 Pro (RK3568) DDR4 Board";
16 compatible = "sinovoip,rk3568-bpi-r2pro", "rockchip,rk3568";
26 stdout-path = "serial2:1500000n8";
[all …]
Drk3568-lubancat-2.dts1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT)
8 /dts-v1/;
9 #include <dt-bindings/gpio/gpio.h>
10 #include <dt-bindings/leds/common.h>
11 #include <dt-bindings/pinctrl/rockchip.h>
12 #include <dt-bindings/soc/rockchip,vop2.h>
17 compatible = "embedfire,lubancat-2", "rockchip,rk3568";
27 stdout-path = "serial2:1500000n8";
31 compatible = "gpio-leds";
33 user_led: user-led {
[all …]
/linux-6.12.1/drivers/net/ethernet/dec/tulip/
Dmedia.c5 Written/copyright 1994-2001 by Donald Becker.
15 #include <linux/delay.h>
21 met by back-to-back PCI I/O cycles, but we insert a delay to avoid
25 /* Read and write the MII registers using software-generated serial
41 Read and write the MII registers using software-generated serial
43 See IEEE 802.3-2002.pdf (Section 2, Chapter "22.2.4 Management functions")
53 void __iomem *ioaddr = tp->base_addr; in tulip_mdio_read()
60 if (tp->chip_id == COMET && phy_id == 30) { in tulip_mdio_read()
66 spin_lock_irqsave(&tp->mii_lock, flags); in tulip_mdio_read()
67 if (tp->chip_id == LC82C168) { in tulip_mdio_read()
[all …]
/linux-6.12.1/arch/x86/kernel/
Dsmpboot.c1 // SPDX-License-Identifier: GPL-2.0-or-later
13 * Pentium Pro and Pentium-II/Xeon MP machines.
19 * Alan Cox : By repeated request 8) - Total BogoMIPS report.
32 * Martin J. Bligh : Added support for multi-quad systems
85 #include <asm/intel-family.h>
87 #include <asm/spec-ctrl.h>
91 #include <asm/spec-ctrl.h>
163 if (!--smpboot_warm_reset_vector_count) { in smpboot_restore_warm_reset_vector()
216 * Calibrate the delay loop and update loops_per_jiffy in cpu_data. in ap_calibrate_delay()
241 * 32-bit specific. 64-bit reaches this code with the correct page in start_secondary()
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/extcon/
Dwlf,arizona.yaml1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - patches@opensource.cirrus.com
20 wlf,hpdet-channel:
30 wlf,use-jd2:
35 wlf,use-jd2-nopull:
40 wlf,jd-invert:
45 wlf,micd-software-compare:
50 wlf,micd-detect-debounce:
[all …]
/linux-6.12.1/drivers/iio/temperature/
Dmlx90614.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * mlx90614.c - Support for Melexis MLX90614/MLX90615 contactless IR temperature sensor
9 * Driver for the Melexis MLX90614/MLX90615 I2C 16-bit IR thermopile sensor
11 * MLX90614 - 17-bit ADC + MLX90302 DSP
12 * MLX90615 - 16-bit ADC + MLX90325 DSP
14 * (7-bit I2C slave address 0x5a, 100KHz bus speed only!)
17 * for at least 33ms. This is achieved with an extra GPIO that can be connected
21 * always has a pull-up so we do not need an extra GPIO to drive it high. If
25 #include <linux/delay.h>
56 /* Timings (in ms) */
[all …]
/linux-6.12.1/net/ipv4/
Dtcp_bbr.c21 * +---> STARTUP ----+
24 * | DRAIN ----+
27 * +---> PROBE_BW ----+
30 * | +----+ |
32 * +---- PROBE_RTT <--+
34 * A BBR flow starts in STARTUP, and ramps up its sending rate quickly.
37 * A long-lived BBR flow spends the vast majority of its time remaining
42 * it briefly enters PROBE_RTT to cut inflight to a minimum value to re-probe
43 * the path's two-way propagation delay (min_rtt). When exiting PROBE_RTT, if
45 * otherwise we enter STARTUP to try to fill the pipe.
[all …]
/linux-6.12.1/drivers/leds/
Dleds-lp8501.c1 // SPDX-License-Identifier: GPL-2.0-only
10 #include <linux/delay.h>
18 #include <linux/platform_data/leds-lp55xx.h>
21 #include "leds-lp55xx-common.h"
65 /* Chip startup time is 500 us, 1 - 2 ms gives some margin */ in lp8501_post_init_device()
68 if (chip->pdata->clock_mode != LP55XX_CLOCK_EXT) in lp8501_post_init_device()
71 val |= (chip->pdata->charge_pump_mode << LP8501_CP_MODE_SHIFT) & LP8501_CP_MODE_MASK; in lp8501_post_init_device()
79 LP8501_PWR_CONFIG_M, chip->pdata->pwr_sel); in lp8501_post_init_device()

123456789