Home
last modified time | relevance | path

Searched full:speedo (Results 1 – 20 of 20) sorted by relevance

/linux-6.12.1/drivers/soc/tegra/fuse/
DMakefile6 obj-$(CONFIG_ARCH_TEGRA_2x_SOC) += speedo-tegra20.o
7 obj-$(CONFIG_ARCH_TEGRA_3x_SOC) += speedo-tegra30.o
8 obj-$(CONFIG_ARCH_TEGRA_114_SOC) += speedo-tegra114.o
9 obj-$(CONFIG_ARCH_TEGRA_124_SOC) += speedo-tegra124.o
10 obj-$(CONFIG_ARCH_TEGRA_132_SOC) += speedo-tegra124.o
11 obj-$(CONFIG_ARCH_TEGRA_210_SOC) += speedo-tegra210.o
Dspeedo-tegra210.c116 /* Read speedo/IDDQ fuses */ in tegra210_init_speedo_data()
126 * Determine CPU, GPU and SoC speedo values depending on speedo fusing in tegra210_init_speedo_data()
127 * revision. Note that GPU speedo value is fused in CPU_SPEEDO_2. in tegra210_init_speedo_data()
130 pr_info("Speedo Revision %u\n", speedo_revision); in tegra210_init_speedo_data()
149 WARN(1, "speedo value not fused\n"); in tegra210_init_speedo_data()
167 pr_debug("Tegra GPU Speedo ID=%d, Speedo Value=%d\n", in tegra210_init_speedo_data()
Dspeedo-tegra124.c115 pr_warn("Tegra Warning: Speedo value not fused.\n"); in tegra124_init_speedo_data()
120 /* GPU Speedo is stored in CPU_SPEEDO_2 */ in tegra124_init_speedo_data()
146 pr_debug("Tegra GPU Speedo ID=%d, Speedo Value=%d\n", in tegra124_init_speedo_data()
Dspeedo-tegra30.c249 pr_debug("Tegra CPU speedo value %u\n", cpu_speedo_val); in tegra30_init_speedo_data()
250 pr_debug("Tegra Core speedo value %u\n", soc_speedo_val); in tegra30_init_speedo_data()
259 pr_warn("Tegra CPU speedo value %3d out of range", in tegra30_init_speedo_data()
272 pr_warn("Tegra SoC speedo value %3d out of range", in tegra30_init_speedo_data()
Dspeedo-tegra20.c77 pr_debug("Tegra CPU speedo value %u\n", val); in tegra20_init_speedo_data()
92 pr_debug("Core speedo value %u\n", val); in tegra20_init_speedo_data()
Dfuse-tegra.c124 pr_debug("Tegra CPU Speedo ID %d, SoC Speedo ID %d\n", in tegra_fuse_print_sku_info()
/linux-6.12.1/drivers/gpu/drm/nouveau/nvkm/subdev/volt/
Dgk20a.c49 * cvb_mv = ((c2 * speedo / s_scale + c1) * speedo / s_scale + c0)
52 gk20a_volt_get_cvb_voltage(int speedo, int s_scale, const struct cvb_coef *coef) in gk20a_volt_get_cvb_voltage() argument
56 mv = DIV_ROUND_CLOSEST(coef->c2 * speedo, s_scale); in gk20a_volt_get_cvb_voltage()
57 mv = DIV_ROUND_CLOSEST((mv + coef->c1) * speedo, s_scale) + coef->c0; in gk20a_volt_get_cvb_voltage()
63 * ((c2 * speedo / s_scale + c1) * speedo / s_scale + c0) +
64 * ((c3 * speedo / s_scale + c4 + c5 * T / t_scale) * T / t_scale)
67 gk20a_volt_get_cvb_t_voltage(int speedo, int temp, int s_scale, int t_scale, in gk20a_volt_get_cvb_t_voltage() argument
72 cvb_mv = gk20a_volt_get_cvb_voltage(speedo, s_scale, coef); in gk20a_volt_get_cvb_t_voltage()
74 mv = DIV_ROUND_CLOSEST(coef->c3 * speedo, s_scale) + coef->c4 + in gk20a_volt_get_cvb_t_voltage()
81 gk20a_volt_calc_voltage(const struct cvb_coef *coef, int speedo) in gk20a_volt_calc_voltage() argument
[all …]
Dbase.c115 if (volt->speedo < 0) in nvkm_volt_map()
116 return volt->speedo; in nvkm_volt_map()
120 result += div64_s64((s64)info.arg[1] * volt->speedo, 10); in nvkm_volt_map()
121 result += div64_s64((s64)info.arg[2] * volt->speedo * volt->speedo, 100000); in nvkm_volt_map()
127 result += ((s64)info.arg[1] * volt->speedo * 15625) >> 18; in nvkm_volt_map()
129 result += ((s64)info.arg[3] * volt->speedo * temp * 15625) >> 18; in nvkm_volt_map()
130 result += ((s64)info.arg[4] * volt->speedo * volt->speedo * 15625) >> 30; in nvkm_volt_map()
259 volt->speedo = nvkm_volt_speedo_read(volt); in nvkm_volt_oneinit()
260 if (volt->speedo > 0) in nvkm_volt_oneinit()
261 nvkm_debug(&volt->subdev, "speedo %x\n", volt->speedo); in nvkm_volt_oneinit()
Dgf100.c44 if (volt->speedo <= 0) in gf100_volt_oneinit()
45 nvkm_error(subdev, "couldn't find speedo value, volting not " in gf100_volt_oneinit()
Dgm20b.c75 nvdev_error(device, "unsupported speedo %d\n", in gm20b_volt_new()
/linux-6.12.1/drivers/clk/tegra/
Dcvb.c13 /* cvb_mv = ((c2 * speedo / s_scale + c1) * speedo / s_scale + c0) */
14 static inline int get_cvb_voltage(int speedo, int s_scale, in get_cvb_voltage() argument
19 /* apply only speedo scale: output mv = cvb_mv * v_scale */ in get_cvb_voltage()
20 mv = DIV_ROUND_CLOSEST(cvb->c2 * speedo, s_scale); in get_cvb_voltage()
21 mv = DIV_ROUND_CLOSEST((mv + cvb->c1) * speedo, s_scale) + cvb->c0; in get_cvb_voltage()
91 * @speedo_id: speedo id of the HW module
92 * @speedo_value: speedo value of the HW module
Dclk-tegra124-dfll-fcpu.c31 /* Maximum CPU frequency, indexed by CPU speedo id */
/linux-6.12.1/Documentation/devicetree/bindings/cpufreq/
Dnvidia,tegra20-cpufreq.txt14 2. SoC speedo ID mask
18 2. CPU speedo ID mask
/linux-6.12.1/drivers/gpu/drm/nouveau/include/nvkm/subdev/
Dvolt.h30 int speedo; member
/linux-6.12.1/drivers/gpu/drm/nouveau/nvkm/subdev/clk/
Dgm20b.c807 /* Forward declaration to detect speedo >=1 in gm20b_clk_init() */
850 /* speedo >= 1? */ in gm20b_clk_init()
884 /* Speedo 0 only supports 12 voltages */
1023 /* Speedo 0 GPUs cannot use noise-aware PLL */ in gm20b_clk_new()
1027 /* Speedo >= 1, use NAPLL */ in gm20b_clk_new()
/linux-6.12.1/Documentation/devicetree/bindings/media/
Dnvidia,tegra-vde.yaml74 which is a bitfield indicating SoC speedo or process ID mask.
/linux-6.12.1/Documentation/devicetree/bindings/devfreq/
Dnvidia,tegra30-actmon.yaml64 is a bitfield indicating SoC speedo ID mask.
/linux-6.12.1/Documentation/devicetree/bindings/memory-controllers/
Dnvidia,tegra30-emc.yaml50 is a bitfield indicating SoC speedo ID mask.
Dnvidia,tegra124-emc.yaml48 is a bitfield indicating SoC speedo ID mask.
/linux-6.12.1/Documentation/devicetree/bindings/soc/tegra/
Dnvidia,tegra20-pmc.yaml133 property. The supported-hw is a bitfield indicating SoC speedo or