Home
last modified time | relevance | path

Searched full:scalable (Results 1 – 25 of 138) sorted by relevance

123456

/linux-6.12.1/drivers/iommu/intel/
Dpasid.h127 * Setup the DID(Domain Identifier) field (Bit 64~79) of scalable mode
137 * Get domain ID value of a scalable mode PASID entry.
147 * of a scalable mode PASID entry.
156 * Setup the AW(Address Width) field (Bit 2~4) of a scalable mode PASID
167 * of a scalable mode PASID entry.
177 * Disable) field (Bit 1) of a scalable mode PASID entry.
186 * Access Dirty Enable) field (Bit 9) of a scalable mode PASID
196 * Access Dirty Enable) field (Bit 9) of a scalable mode PASID
206 * Access Dirty Enable) field (Bit 9) of a scalable mode PASID
216 * scalable mode PASID entry.
[all …]
DKconfig77 bool "Enable Intel IOMMU scalable mode by default"
80 Selecting this option will enable by default the scalable mode if
81 hardware presents the capability. The scalable mode is defined in
82 VT-d 3.0. The scalable mode capability could be checked by reading
84 is not selected, scalable mode support could also be enabled by
Ddebugfs.c227 * Scalable mode root entry points to upper scalable mode in ctx_tbl_walk()
228 * context table and lower scalable mode context table. Each in ctx_tbl_walk()
229 * scalable mode context table has 128 context entries where as in ctx_tbl_walk()
231 * scalable mode, the context entries for former 128 devices are in ctx_tbl_walk()
232 * in the lower scalable mode context table, while the latter in ctx_tbl_walk()
233 * 128 devices are in the upper scalable mode context table. in ctx_tbl_walk()
234 * In scalable mode, when devfn > 127, iommu_context_addr() in ctx_tbl_walk()
235 * automatically refers to upper scalable mode context table and in ctx_tbl_walk()
237 * between scalable mode and non scalable mode. in ctx_tbl_walk()
351 bool scalable, found = false; in domain_translation_struct_show() local
[all …]
Dpasid.c95 /* Free scalable mode PASID directory tables: */ in intel_pasid_free_table()
290 * Set up the scalable mode pasid table entry for first only
368 * Set up the scalable mode pasid entry for second only translation type.
500 * Set up the scalable mode pasid entry for passthrough translation type.
671 * Interfaces to setup or teardown a pasid table to the scalable-mode
719 * Get the PASID directory size for scalable mode context entry.
720 * Value of X in the PDTS field of a scalable mode context entry
879 * IOMMU is in scalable mode and all PASID table entries of the device were
893 * when operating in scalable mode. Therefore the @did value doesn't in intel_context_flush_present()
894 * matter in scalable mode. in intel_context_flush_present()
[all …]
/linux-6.12.1/net/ipv4/
Dtcp_scalable.c2 /* Tom Kelly's Scalable TCP
4 * See http://www.deneholme.net/tom/scalable/
47 .name = "scalable",
65 MODULE_DESCRIPTION("Scalable TCP");
/linux-6.12.1/tools/perf/pmu-events/arch/arm64/
Dcommon-and-microarch.json741 "PublicDescription": "Scalable floating-point element Operations speculatively executed.",
744 "BriefDescription": "Scalable floating-point element Operations speculatively executed."
747 … "PublicDescription": "Non-scalable floating-point element Operations speculatively executed.",
750 "BriefDescription": "Non-scalable floating-point element Operations speculatively executed."
753 …"PublicDescription": "Scalable half-precision floating-point element Operations speculatively exec…
756 …"BriefDescription": "Scalable half-precision floating-point element Operations speculatively execu…
759 …"PublicDescription": "Non-scalable half-precision floating-point element Operations speculatively …
762 …"BriefDescription": "Non-scalable half-precision floating-point element Operations speculatively e…
765 …"PublicDescription": "Scalable single-precision floating-point element Operations speculatively ex…
768 …"BriefDescription": "Scalable single-precision floating-point element Operations speculatively exe…
[all …]
/linux-6.12.1/arch/arm/mach-omap2/
Dvoltagedomains54xx_data.c35 .scalable = true,
46 .scalable = true,
57 .scalable = true,
Dvoltagedomains44xx_data.c49 .scalable = true,
60 .scalable = true,
71 .scalable = true,
Dvoltage.h49 * @scalable: Whether or not this voltage domain is scalable
64 bool scalable; member
Dvoltagedomains3xxx_data.c50 .scalable = true,
61 .scalable = true,
/linux-6.12.1/tools/perf/pmu-events/arch/arm64/arm/neoverse-v1/
Dfp_operation.json4 …"PublicDescription": "Counts speculatively executed scalable single precision floating point opera…
8 …"PublicDescription": "Counts speculatively executed non-scalable single precision floating point o…
/linux-6.12.1/tools/perf/pmu-events/arch/arm64/arm/neoverse-n2-v2/
Dfp_operation.json16 …"PublicDescription": "Counts speculatively executed scalable single precision floating point opera…
20 …"PublicDescription": "Counts speculatively executed non-scalable single precision floating point o…
/linux-6.12.1/drivers/net/can/mscan/
DKconfig6 The Motorola Scalable Controller Area Network (MSCAN) definition
8 implementation of the Motorola Scalable CAN concept targeted for
/linux-6.12.1/kernel/trace/
Dtrace_clock.c11 * - medium: scalable global clock with some jitter
37 * sched_clock() is an architecture implemented, fast, scalable, in trace_clock_local()
54 * jitter between CPUs. So it's a pretty scalable clock, but there
/linux-6.12.1/Documentation/ABI/testing/
Ddebugfs-intel-iommu227 in legacy mode or scalable mode.
234 For a device that supports scalable mode, dump the
261 supports scalable mode.
/linux-6.12.1/Documentation/filesystems/
Dceph.rst34 system extremely efficient and scalable.
37 in-memory cache above the file namespace that is extremely scalable,
46 independent metadata servers, allowing scalable concurrent access.
/linux-6.12.1/include/linux/
Dtrace_clock.h10 * - medium: scalable global clock with some jitter
Dsbitmap.h3 * Fast and scalable bitmaps.
47 * struct sbitmap - Scalable bitmap.
101 * struct sbitmap_queue - Scalable bitmap with the added ability to wait on free
111 * @sb: Scalable bitmap.
/linux-6.12.1/Documentation/arch/arm64/
Dsve.rst2 Scalable Vector Extension support for AArch64 Linux
10 order to support use of the ARM Scalable Vector Extension (SVE), including
11 interactions with Streaming SVE mode added by the Scalable Matrix Extension
77 * Whenever SVE scalable register values (Zn, Pn, FFR) are exchanged in memory
157 * Each scalable register (Zn, Pn, FFR) is stored in an endianness-invariant
Dbooting.rst304 For CPUs with the Scalable Vector Extension (FEAT_SVE) present:
322 For CPUs with the Scalable Matrix Extension (FEAT_SME):
352 For CPUs with the Scalable Matrix Extension FA64 feature (FEAT_SME_FA64):
372 For CPUs with the Scalable Matrix Extension version 2 (FEAT_SME2):
/linux-6.12.1/Documentation/devicetree/bindings/clock/
Dmstar,msc313-cpupll.yaml13 The MStar/SigmaStar MSC313 and later ARMv7 chips have a scalable
/linux-6.12.1/fs/ceph/
DKconfig15 scalable file system designed to provide high performance,
/linux-6.12.1/Documentation/mm/
Dnuma.rst38 lives interesting. Rather, this architecture is a means to provide scalable
39 memory bandwidth. However, to achieve scalable memory bandwidth, system and
/linux-6.12.1/Documentation/arch/x86/
Dsva.rst34 Unlike Single Root I/O Virtualization (SR-IOV), Scalable IOV (SIOV) permits
224 Scalable I/O Virtualization builds on the PASID concept to create device
280 https://01.org/blogs/2019/assignable-interfaces-intel-scalable-i/o-virtualization-linux
/linux-6.12.1/Documentation/mm/damon/
Dindex.rst15 - *scalable* (the upper-bound of the overhead is in constant range regardless

123456