Searched full:sata_clk (Results 1 – 7 of 7) sorted by relevance
/linux-6.12.1/drivers/clk/baikal-t1/ |
D | clk-ccu-div.c | 135 CCU_DIV_VAR_INFO(CCU_AXI_DDR_CLK, "axi_ddr_clk", "sata_clk", 139 CCU_DIV_VAR_INFO(CCU_AXI_SATA_CLK, "axi_sata_clk", "sata_clk", 157 CCU_DIV_VAR_INFO(CCU_AXI_USB_CLK, "axi_usb_clk", "sata_clk", 160 CCU_DIV_VAR_INFO(CCU_AXI_HWA_CLK, "axi_hwa_clk", "sata_clk", 174 "sata_clk", CCU_SYS_SATA_REF_BASE, 4, 204 "sata_clk", CCU_SYS_HWA_BASE, 4,
|
/linux-6.12.1/Documentation/devicetree/bindings/clock/ |
D | baikal,bt1-ccu-div.yaml | 102 - const: sata_clk 118 - const: sata_clk 167 clock-names = "sata_clk", "pcie_clk", "eth_clk"; 183 clock-names = "ref_clk", "sata_clk", "pcie_clk",
|
/linux-6.12.1/drivers/ata/ |
D | ahci_tegra.c | 177 struct clk *sata_clk; member 250 tegra->sata_clk, in tegra_ahci_power_on() 269 clk_disable_unprepare(tegra->sata_clk); in tegra_ahci_power_on() 290 clk_disable_unprepare(tegra->sata_clk); in tegra_ahci_power_off() 568 tegra->sata_clk = devm_clk_get(&pdev->dev, "sata"); in tegra_ahci_probe() 569 if (IS_ERR(tegra->sata_clk)) { in tegra_ahci_probe() 571 return PTR_ERR(tegra->sata_clk); in tegra_ahci_probe()
|
D | ahci_imx.c | 64 struct clk *sata_clk; member 873 imxpriv->sata_clk = devm_clk_get(dev, "sata"); in imx_ahci_probe() 874 if (IS_ERR(imxpriv->sata_clk)) { in imx_ahci_probe() 876 return PTR_ERR(imxpriv->sata_clk); in imx_ahci_probe() 916 ret = clk_prepare_enable(imxpriv->sata_clk); in imx_ahci_probe() 983 clk_disable_unprepare(imxpriv->sata_clk); in imx_ahci_probe() 993 clk_disable_unprepare(imxpriv->sata_clk); in ahci_imx_host_stop()
|
/linux-6.12.1/drivers/clk/sunxi-ng/ |
D | ccu-sun4i-a10.c | 627 static SUNXI_CCU_MUX_WITH_GATE(sata_clk, "sata", sata_parents, 981 &sata_clk.common, 1166 [CLK_SATA] = &sata_clk.common.hw, 1332 [CLK_SATA] = &sata_clk.common.hw,
|
D | ccu-sun9i-a80.c | 667 static SUNXI_CCU_M_WITH_GATE(sata_clk, "sata", "pll-periph0", 0x500, 901 &sata_clk.common, 1047 [CLK_SATA] = &sata_clk.common.hw,
|
D | ccu-sun8i-r40.c | 605 static SUNXI_CCU_MUX_WITH_GATE(sata_clk, "sata", sata_parents, 915 &sata_clk.common, 1118 [CLK_SATA] = &sata_clk.common.hw,
|