Home
last modified time | relevance | path

Searched +full:rcar +full:- +full:gen3 +full:- +full:cmm (Results 1 – 8 of 8) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/display/
Drenesas,cmm.yaml1 # SPDX-License-Identifier: GPL-2.0-only
3 ---
4 $id: http://devicetree.org/schemas/display/renesas,cmm.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: Renesas R-Car Color Management Module (CMM)
10 - Laurent Pinchart <laurent.pinchart@ideasonboard.com>
11 - Kieran Bingham <kieran.bingham+renesas@ideasonboard.com>
12 - Jacopo Mondi <jacopo+renesas@jmondi.org>
15 Renesas R-Car color management module connected to R-Car DU video channels.
16 It provides image enhancement functions such as 1-D look-up tables (LUT),
[all …]
/linux-6.12.1/drivers/gpu/drm/renesas/rcar-du/
Drcar_cmm.c1 // SPDX-License-Identifier: GPL-2.0+
3 * R-Car Display Unit Color Management Module
27 * @lut: 1D-LUT state
28 * @lut.enabled: 1D-LUT enabled flag
37 return ioread32(rcmm->base + reg); in rcar_cmm_read()
42 iowrite32(data, rcmm->base + reg); in rcar_cmm_write()
46 * rcar_cmm_lut_write() - Scale the DRM LUT table entries to hardware precision
47 * and write to the CMM registers
48 * @rcmm: Pointer to the CMM device
66 * rcar_cmm_setup() - Configure the CMM unit
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0
3 tristate "DRM Support for R-Car Display Unit"
13 Choose this option if you have an R-Car chipset.
14 If M is selected the module will be called rcar-du-drm.
17 bool "R-Car DU Color Management Module (CMM) Support"
21 Enable support for R-Car Color Management Module (CMM).
28 tristate "R-Car Gen3 and RZ/G2 DU HDMI Encoder Support"
33 Enable support for R-Car Gen3 or RZ/G2 internal HDMI encoder.
36 bool "R-Car DU LVDS Encoder Support"
41 Enable support for the R-Car Display Unit embedded LVDS encoders.
[all …]
/linux-6.12.1/arch/arm64/boot/dts/renesas/
Dr8a77995.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car D3 (R8A77995) SoC
9 #include <dt-bindings/clock/r8a77995-cpg-mssr.h>
10 #include <dt-bindings/interrupt-controller/arm-gic.h>
11 #include <dt-bindings/power/r8a77995-sysc.h>
15 #address-cells = <2>;
16 #size-cells = <2>;
24 compatible = "fixed-clock";
25 #clock-cells = <0>;
26 clock-frequency = <0>;
[all …]
Dr8a77951.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car H3 (R8A77951) SoC
8 #include <dt-bindings/clock/r8a7795-cpg-mssr.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/power/r8a7795-sysc.h>
19 #address-cells = <2>;
20 #size-cells = <2>;
28 compatible = "fixed-clock";
29 #clock-cells = <0>;
30 clock-frequency = <0>;
[all …]
Dr8a77965.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car M3-N (R8A77965) SoC
11 #include <dt-bindings/clock/r8a77965-cpg-mssr.h>
12 #include <dt-bindings/interrupt-controller/arm-gic.h>
13 #include <dt-bindings/power/r8a77965-sysc.h>
19 #address-cells = <2>;
20 #size-cells = <2>;
28 compatible = "fixed-clock";
29 #clock-cells = <0>;
30 clock-frequency = <0>;
[all …]
Dr8a77960.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car M3-W (R8A77960) SoC
5 * Copyright (C) 2016-2017 Renesas Electronics Corp.
8 #include <dt-bindings/clock/r8a7796-cpg-mssr.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/power/r8a7796-sysc.h>
14 #address-cells = <2>;
15 #size-cells = <2>;
23 compatible = "fixed-clock";
24 #clock-cells = <0>;
[all …]
Dr8a77990.dtsi1 // SPDX-License-Identifier: GPL-2.0
3 * Device Tree Source for the R-Car E3 (R8A77990) SoC
5 * Copyright (C) 2018-2019 Renesas Electronics Corp.
8 #include <dt-bindings/clock/r8a77990-cpg-mssr.h>
9 #include <dt-bindings/interrupt-controller/arm-gic.h>
10 #include <dt-bindings/power/r8a77990-sysc.h>
14 #address-cells = <2>;
15 #size-cells = <2>;
23 compatible = "fixed-clock";
24 #clock-cells = <0>;
[all …]