Home
last modified time | relevance | path

Searched full:ps_clk (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/drivers/clk/zynq/
Dclkc.c61 static struct clk *ps_clk; variable
80 "ps_clk"};
82 "ps_clk"};
84 "ps_clk"};
249 /* ps_clk */ in zynq_clk_setup()
252 pr_warn("ps_clk frequency not specified, using 33 MHz.\n"); in zynq_clk_setup()
255 ps_clk = clk_register_fixed_rate(NULL, "ps_clk", NULL, 0, tmp); in zynq_clk_setup()
258 clk_register_zynq_pll("armpll_int", "ps_clk", SLCR_ARMPLL_CTRL, in zynq_clk_setup()
264 clk_register_zynq_pll("ddrpll_int", "ps_clk", SLCR_DDRPLL_CTRL, in zynq_clk_setup()
270 clk_register_zynq_pll("iopll_int", "ps_clk", SLCR_IOPLL_CTRL, in zynq_clk_setup()
/linux-6.12.1/drivers/mtd/nand/raw/
Dmxic_nand.c174 struct clk *ps_clk; member
188 ret = clk_prepare_enable(nfc->ps_clk); in mxic_nfc_clk_enable()
205 clk_disable_unprepare(nfc->ps_clk); in mxic_nfc_clk_enable()
214 clk_disable_unprepare(nfc->ps_clk); in mxic_nfc_clk_disable()
500 nfc->ps_clk = devm_clk_get(&pdev->dev, "ps"); in mxic_nfc_probe()
501 if (IS_ERR(nfc->ps_clk)) in mxic_nfc_probe()
502 return PTR_ERR(nfc->ps_clk); in mxic_nfc_probe()
/linux-6.12.1/Documentation/devicetree/bindings/spi/
Dmxicy,mx25f0a-spi.yaml39 - const: ps_clk
62 clock-names = "send_clk", "send_dly_clk", "ps_clk";
/linux-6.12.1/Documentation/devicetree/bindings/mtd/
Dmxicy,nand-ecc-engine.yaml39 clock-names = "send_clk", "send_dly_clk", "ps_clk";
62 clock-names = "send_clk", "send_dly_clk", "ps_clk";
/linux-6.12.1/drivers/spi/
Dspi-mxic.c173 struct clk *ps_clk; member
720 clk_disable_unprepare(mxic->ps_clk); in mxic_spi_runtime_suspend()
731 ret = clk_prepare_enable(mxic->ps_clk); in mxic_spi_runtime_resume()
763 mxic->ps_clk = devm_clk_get(&pdev->dev, "ps_clk"); in mxic_spi_probe()
764 if (IS_ERR(mxic->ps_clk)) in mxic_spi_probe()
765 return PTR_ERR(mxic->ps_clk); in mxic_spi_probe()
/linux-6.12.1/Documentation/devicetree/bindings/clock/
Dzynq-7000.txt18 - ps-clk-frequency : Frequency of the oscillator providing ps_clk in HZ
/linux-6.12.1/drivers/clk/sunxi-ng/
Dccu-sun6i-a31.c619 static SUNXI_CCU_GATE(ps_clk, "ps", "lcd1-ch1", 0x140, BIT(31), 0);
939 &ps_clk.common,
1127 [CLK_PS] = &ps_clk.common.hw,