/linux-6.12.1/drivers/media/cec/core/ |
D | cec-pin.c | 10 #include <media/cec-pin.h> 11 #include "cec-pin-priv.h" 111 static void cec_pin_update(struct cec_pin *pin, bool v, bool force) in cec_pin_update() argument 113 if (!force && v == pin->adap->cec_pin_is_high) in cec_pin_update() 116 pin->adap->cec_pin_is_high = v; in cec_pin_update() 117 if (atomic_read(&pin->work_pin_num_events) < CEC_NUM_PIN_EVENTS) { in cec_pin_update() 120 if (pin->work_pin_events_dropped) { in cec_pin_update() 121 pin->work_pin_events_dropped = false; in cec_pin_update() 124 pin->work_pin_events[pin->work_pin_events_wr] = ev; in cec_pin_update() 125 pin->work_pin_ts[pin->work_pin_events_wr] = ktime_get(); in cec_pin_update() [all …]
|
/linux-6.12.1/arch/arm/boot/dts/microchip/ |
D | sama5d3_lcd.dtsi | 60 <AT91_PIOA 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD0 pin */ 61 AT91_PIOA 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD1 pin */ 62 AT91_PIOA 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */ 63 AT91_PIOA 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */ 64 AT91_PIOA 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */ 65 AT91_PIOA 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */ 66 AT91_PIOA 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */ 67 AT91_PIOA 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */ 68 AT91_PIOA 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD8 pin */ 69 AT91_PIOA 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD9 pin */ [all …]
|
D | at91sam9x5_lcd.dtsi | 63 <AT91_PIOC 0 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD0 pin */ 64 AT91_PIOC 1 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD1 pin */ 65 AT91_PIOC 2 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD2 pin */ 66 AT91_PIOC 3 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD3 pin */ 67 AT91_PIOC 4 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD4 pin */ 68 AT91_PIOC 5 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD5 pin */ 69 AT91_PIOC 6 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD6 pin */ 70 AT91_PIOC 7 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD7 pin */ 71 AT91_PIOC 8 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD8 pin */ 72 AT91_PIOC 9 AT91_PERIPH_A AT91_PINCTRL_NONE /* LCDD9 pin */ [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/exynos/ |
D | exynosautov9-pinctrl.dtsi | 3 * Samsung's ExynosAutov9 SoC pin-mux and pin-config device tree source 7 * Samsung's ExynosAutov9 SoC pin-mux and pin-config options are listed as 42 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 47 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 60 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 61 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 66 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 67 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 106 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 107 samsung,pin-pud = <EXYNOS_PIN_PULL_DOWN>; [all …]
|
D | exynos7885-pinctrl.dtsi | 3 * Samsung Exynos7885 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos7885 SoC pin-mux and pin-config options are listed as 84 samsung,pin-function = <EXYNOS_PIN_FUNC_F>; 85 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 90 samsung,pin-function = <EXYNOS_PIN_FUNC_F>; 91 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 96 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 97 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_PREV>; 98 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 99 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; [all …]
|
D | exynosautov920-pinctrl.dtsi | 3 * Samsung's ExynosAutov920 SoC pin-mux and pin-config device tree source 7 * Samsung's ExynosAutov920 SoC pin-mux and pin-config options are listed as 182 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 183 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 184 samsung,pin-con-pdn = <EXYNOS_PIN_PULL_NONE>; 189 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 190 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 191 samsung,pin-con-pdn = <EXYNOS_PIN_PULL_DOWN>; 196 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 197 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
D | exynos5433-pinctrl.dtsi | 3 * Samsung's Exynos5433 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos5433 SoC pin-mux and pin-config options are listed as device 14 #define PIN(_pin, _func, _pull, _drv) \ macro 15 pin- ## _pin { \ 17 samsung,pin-function = <EXYNOS_PIN_FUNC_ ##_func>; \ 18 samsung,pin-pud = <EXYNOS_PIN_PULL_ ##_pull>; \ 19 samsung,pin-drv = <EXYNOS5433_PIN_DRV_ ##_drv>; \ 23 PIN(_pin, INPUT, _pull, _drv) 26 PIN(_pin, OUTPUT, _pull, _drv) 29 PIN(_pin, 2, _pull, _drv) [all …]
|
D | exynos7-pinctrl.dtsi | 3 * Samsung's Exynos7 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos7 SoC pin-mux and pin-config options are listed as 189 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 190 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 191 samsung,pin-drv = <EXYNOS7_PIN_DRV_LV1>; 196 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 197 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 198 samsung,pin-drv = <EXYNOS7_PIN_DRV_LV1>; 203 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 204 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; [all …]
|
D | exynos850-pinctrl.dtsi | 3 * Samsung's Exynos850 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos850 SoC pin-mux and pin-config options are listed as device 108 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 109 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 110 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 116 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 117 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; 118 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 124 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 125 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
/linux-6.12.1/arch/arm/boot/dts/samsung/ |
D | s5pv210-pinctrl.dtsi | 3 * Samsung's S5PV210 SoC device tree source - pin control-related 11 * Samsung's S5PV210 SoC pin banks, pin-mux and pin-config options are 18 pin- ## _pin { \ 20 samsung,pin-con-pdn = <S5PV210_PIN_PDN_ ##_mode>; \ 21 samsung,pin-pud-pdn = <S5PV210_PIN_PULL_ ##_pull>; \ 279 samsung,pin-function = <S5PV210_PIN_FUNC_2>; 280 samsung,pin-pud = <S5PV210_PIN_PULL_NONE>; 281 samsung,pin-drv = <S5PV210_PIN_DRV_LV1>; 286 samsung,pin-function = <S5PV210_PIN_FUNC_2>; 287 samsung,pin-pud = <S5PV210_PIN_PULL_NONE>; [all …]
|
D | exynos4x12-pinctrl.dtsi | 3 * Samsung's Exynos4x12 SoCs pin-mux and pin-config device tree source 8 * Samsung's Exynos4x12 SoCs pin-mux and pin-config options are listed as device 15 pin- ## _pin { \ 17 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \ 18 samsung,pin-pud-pdn = <EXYNOS_PIN_PULL_ ##_pull>; \ 128 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 129 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 130 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>; 135 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 136 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
D | exynos4210-pinctrl.dtsi | 3 * Samsung's Exynos4210 SoC pin-mux and pin-config device tree source 10 * Samsung's Exynos4210 SoC pin-mux and pin-config options are listed as device 147 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 148 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 149 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>; 154 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 155 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 156 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>; 161 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 162 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
D | exynos5250-pinctrl.dtsi | 3 * Samsung's Exynos5250 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos5250 SoC pin-mux and pin-config options are listed as device 202 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 203 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 204 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>; 209 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 210 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 211 samsung,pin-drv = <EXYNOS4_PIN_DRV_LV1>; 216 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 217 samsung,pin-pud = <EXYNOS_PIN_PULL_UP>; [all …]
|
D | exynos3250-pinctrl.dtsi | 3 * Samsung's Exynos3250 SoCs pin-mux and pin-config device tree source 8 * Samsung's Exynos3250 SoCs pin-mux and pin-config options are listed as device 15 pin- ## _pin { \ 17 samsung,pin-function = <EXYNOS_PIN_FUNC_INPUT>; \ 18 samsung,pin-pud = <EXYNOS_PIN_PULL_ ##_pull>; \ 19 samsung,pin-drv = <EXYNOS4_PIN_DRV_ ##_drv>; \ 23 pin- ## _pin { \ 25 samsung,pin-con-pdn = <EXYNOS_PIN_PDN_ ##_mode>; \ 26 samsung,pin-pud-pdn = <EXYNOS_PIN_PULL_ ##_pull>; \ 88 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; [all …]
|
D | exynos5420-pinctrl.dtsi | 3 * Samsung's Exynos5420 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos5420 SoC pin-mux and pin-config options are listed as device 63 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 64 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 65 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 70 samsung,pin-function = <EXYNOS_PIN_FUNC_3>; 71 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 72 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 162 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 163 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
D | s3c64xx-pinctrl.dtsi | 4 * - pin control-related definitions 8 * Samsung's S3C64xx SoCs pin banks, pin-mux and pin-config options are 16 * Pin banks 131 * Pin groups 136 samsung,pin-function = <S3C64XX_PIN_FUNC_2>; 137 samsung,pin-pud = <S3C64XX_PIN_PULL_NONE>; 142 samsung,pin-function = <S3C64XX_PIN_FUNC_2>; 143 samsung,pin-pud = <S3C64XX_PIN_PULL_NONE>; 148 samsung,pin-function = <S3C64XX_PIN_FUNC_2>; 149 samsung,pin-pud = <S3C64XX_PIN_PULL_NONE>; [all …]
|
D | exynos5260-pinctrl.dtsi | 3 * Samsung's Exynos5260 SoC pin-mux and pin-config device tree source 8 * Samsung's Exynos5260 SoC pin-mux and pin-config options are listed as device 201 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 202 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 203 samsung,pin-drv = <EXYNOS5260_PIN_DRV_LV1>; 208 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 209 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 210 samsung,pin-drv = <EXYNOS5260_PIN_DRV_LV1>; 215 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 216 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; [all …]
|
D | exynos5410-pinctrl.dtsi | 3 * Exynos5410 SoC pin-mux and pin-config device tree source 282 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 283 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 284 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 289 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 290 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 291 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; 296 samsung,pin-function = <EXYNOS_PIN_FUNC_2>; 297 samsung,pin-pud = <EXYNOS_PIN_PULL_NONE>; 298 samsung,pin-drv = <EXYNOS5420_PIN_DRV_LV1>; [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/exynos/google/ |
D | gs101-pinctrl.dtsi | 3 * GS101 SoC pin-mux and pin-config device tree source 120 samsung,pin-function = <GS101_PIN_FUNC_2>; 121 samsung,pin-pud = <GS101_PIN_PULL_NONE>; 126 samsung,pin-function = <GS101_PIN_FUNC_2>; 127 samsung,pin-pud = <GS101_PIN_PULL_NONE>; 132 samsung,pin-function = <GS101_PIN_FUNC_2>; 133 samsung,pin-pud = <GS101_PIN_PULL_NONE>; 138 samsung,pin-function = <GS101_PIN_FUNC_2>; 139 samsung,pin-pud = <GS101_PIN_PULL_NONE>; 140 samsung,pin-drv = <GS101_PIN_DRV_2_5_MA>; [all …]
|
/linux-6.12.1/drivers/pinctrl/renesas/ |
D | pinctrl-rza1.c | 3 * Combined GPIO and pin controller support for Renesas RZ/A1 (r7s72100) SoC 9 * This pin controller/gpio combined driver supports Renesas devices of RZ/A1 56 * Use 16 lower bits [15:0] for pin identifier 57 * Use 16 higher bits [31:16] for pin mux function 69 /* Pin mux flags */ 79 * rza1_bidir_pin - describe a single pin that needs bidir flag applied. 82 u8 pin: 4; member 96 * rza1_swio_pin - describe a single pin that needs swio flag applied. 99 u16 pin: 4; member 126 { .pin = 0, .func = 1 }, [all …]
|
D | Kconfig | 9 bool "Renesas SoC pin control support" if COMPILE_TEST && !(ARCH_RENESAS || SUPERH) 58 This enables pin control drivers for Renesas SuperH and ARM platforms 66 This enables common pin control functionality for EMMA Mobile, R-Car, 74 This enables pin control and GPIO drivers for SH/SH Mobile platforms 83 bool "pin control support for Emma Mobile EV2" if COMPILE_TEST 87 bool "pin control support for R-Car D3" if COMPILE_TEST 91 bool "pin control support for R-Car E2" if COMPILE_TEST 95 bool "pin control support for R-Car E3" if COMPILE_TEST 99 bool "pin control support for R-Car H1" if COMPILE_TEST 103 bool "pin control support for R-Car H2" if COMPILE_TEST [all …]
|
/linux-6.12.1/drivers/pinctrl/qcom/ |
D | pinctrl-ssbi-mpp.c | 90 * struct pm8xxx_pin_data - dynamic configuration for a pin 92 * @mode: operating mode for the pin (digital, analog or current sink) 93 * @input: pin is input 94 * @output: pin is output 95 * @high_z: pin is floating 167 struct pm8xxx_pin_data *pin) in pm8xxx_mpp_update() argument 175 switch (pin->mode) { in pm8xxx_mpp_update() 177 if (pin->dtest) { in pm8xxx_mpp_update() 179 ctrl = pin->dtest - 1; in pm8xxx_mpp_update() 180 } else if (pin->input && pin->output) { in pm8xxx_mpp_update() [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/actions/ |
D | s900-bubblegum-96.dts | 69 * NC = not connected (pin out but not routed from the chip to 71 * "[PER]" = pin is muxed for [peripheral] (not GPIO) 94 "GPIO-A", /* GPIO_0, LSEC pin 23 */ 95 "GPIO-B", /* GPIO_1, LSEC pin 24 */ 96 "GPIO-C", /* GPIO_2, LSEC pin 25 */ 97 "GPIO-D", /* GPIO_3, LSEC pin 26 */ 98 "GPIO-E", /* GPIO_4, LSEC pin 27 */ 99 "GPIO-F", /* GPIO_5, LSEC pin 28 */ 100 "GPIO-G", /* GPIO_6, LSEC pin 29 */ 101 "GPIO-H", /* GPIO_7, LSEC pin 30 */ [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/tesla/ |
D | fsd-pinctrl.dtsi | 56 samsung,pin-function = <FSD_PIN_FUNC_2>; 57 samsung,pin-pud = <FSD_PIN_PULL_DOWN>; 58 samsung,pin-drv = <FSD_PIN_DRV_LV4>; 63 samsung,pin-function = <FSD_PIN_FUNC_2>; 64 samsung,pin-pud = <FSD_PIN_PULL_UP>; 65 samsung,pin-drv = <FSD_PIN_DRV_LV4>; 240 samsung,pin-function = <FSD_PIN_FUNC_2>; 241 samsung,pin-pud = <FSD_PIN_PULL_UP>; 242 samsung,pin-drv = <FSD_PIN_DRV_LV4>; 247 samsung,pin-function = <FSD_PIN_FUNC_2>; [all …]
|
/linux-6.12.1/drivers/net/ethernet/intel/ice/ |
D | ice_dpll.c | 16 * enum ice_dpll_pin_type - enumerate ice pin types: 17 * @ICE_DPLL_PIN_INVALID: invalid pin type 18 * @ICE_DPLL_PIN_TYPE_INPUT: input pin 19 * @ICE_DPLL_PIN_TYPE_OUTPUT: output pin 20 * @ICE_DPLL_PIN_TYPE_RCLK_INPUT: recovery clock input pin 60 * ice_dpll_pin_freq_set - set pin's frequency 62 * @pin: pointer to a pin 63 * @pin_type: type of pin being configured 67 * Set requested frequency on a pin. 72 * * negative - error on AQ or wrong pin type given [all …]
|