Searched +full:meson8b +full:- +full:saradc (Results 1 – 8 of 8) sorted by relevance
/linux-6.12.1/Documentation/devicetree/bindings/iio/adc/ |
D | amlogic,meson-saradc.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/iio/adc/amlogic,meson-saradc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Martin Blumenstingl <martin.blumenstingl@googlemail.com> 18 - const: amlogic,meson-saradc 19 - items: 20 - enum: 21 - amlogic,meson8-saradc 22 - amlogic,meson8b-saradc [all …]
|
/linux-6.12.1/arch/arm/boot/dts/amlogic/ |
D | meson8b.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 #include <dt-bindings/clock/meson8-ddr-clkc.h> 8 #include <dt-bindings/clock/meson8b-clkc.h> 9 #include <dt-bindings/gpio/meson8b-gpio.h> 10 #include <dt-bindings/power/meson8-power.h> 11 #include <dt-bindings/reset/amlogic,meson8b-reset.h> 12 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h> 13 #include <dt-bindings/thermal/thermal.h> 18 #address-cells = <1>; 19 #size-cells = <0>; [all …]
|
D | meson8m2.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 14 compatible = "amlogic,meson8m2-clkc", "amlogic,meson8-clkc"; 19 /delete-node/ video-lut@20; 21 canvas: video-lut@48 { 22 compatible = "amlogic,meson8m2-canvas", "amlogic,canvas"; 28 compatible = "amlogic,meson8m2-dwmac", "snps,dwmac"; 35 clock-names = "stmmaceth", "clkin0", "clkin1", "timing-adjustment"; 37 reset-names = "stmmaceth"; 41 compatible = "amlogic,meson8m2-aobus-pinctrl", 42 "amlogic,meson8-aobus-pinctrl"; [all …]
|
D | meson8.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 6 #include <dt-bindings/clock/meson8-ddr-clkc.h> 7 #include <dt-bindings/clock/meson8b-clkc.h> 8 #include <dt-bindings/gpio/meson8-gpio.h> 9 #include <dt-bindings/power/meson8-power.h> 10 #include <dt-bindings/reset/amlogic,meson8b-clkc-reset.h> 11 #include <dt-bindings/reset/amlogic,meson8b-reset.h> 12 #include <dt-bindings/thermal/thermal.h> 20 #address-cells = <1>; 21 #size-cells = <0>; [all …]
|
D | meson8b-mxq.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 11 #include "meson8b.dtsi" 15 compatible = "tronfy,mxq", "amlogic,meson8b"; 22 stdout-path = "serial0:115200n8"; 30 vcck: regulator-vcck { 31 compatible = "pwm-regulator"; 33 regulator-name = "VCCK"; 34 regulator-min-microvolt = <860000>; [all …]
|
D | meson8b-odroidc1.dts | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 /dts-v1/; 8 #include "meson8b.dtsi" 9 #include <dt-bindings/gpio/gpio.h> 12 model = "Hardkernel ODROID-C1"; 13 compatible = "hardkernel,odroid-c1", "amlogic,meson8b"; 22 stdout-path = "serial0:115200n8"; 30 emmc_pwrseq: emmc-pwrseq { 31 compatible = "mmc-pwrseq-emmc"; 32 reset-gpios = <&gpio BOOT_9 GPIO_ACTIVE_LOW>; [all …]
|
D | meson8b-ec100.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/input.h> 11 #include "meson8b.dtsi" 15 compatible = "endless,ec100", "amlogic,meson8b"; 22 stdout-path = "serial0:115200n8"; 30 emmc_pwrseq: emmc-pwrseq { 31 compatible = "mmc-pwrseq-emmc"; 32 reset-gpios = <&gpio BOOT_9 GPIO_ACTIVE_LOW>; [all …]
|
/linux-6.12.1/drivers/iio/adc/ |
D | meson_saradc.c | 1 // SPDX-License-Identifier: GPL-2.0 10 #include <linux/clk-provider.h> 16 #include <linux/nvmem-consumer.h> 96 (8 + (((_chan) - 2) * 3)) 153 * and u-boot source served as reference). These only seem to be relevant on 380 for (i = 0; i < indio_dev->num_channels; i++) in find_channel_by_num() 381 if (indio_dev->channels[i].channel == num) in find_channel_by_num() 382 return &indio_dev->channels[i]; in find_channel_by_num() 391 regmap_read(priv->regmap, MESON_SAR_ADC_REG0, ®val); in meson_sar_adc_get_fifo_count() 402 tmp = div_s64((s64)val * priv->calibscale, MILLION) + priv->calibbias; in meson_sar_adc_calib_val() [all …]
|