Searched +full:jh7110 +full:- +full:tdm (Results 1 – 8 of 8) sorted by relevance
/linux-6.12.1/Documentation/devicetree/bindings/sound/ |
D | starfive,jh7110-tdm.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/sound/starfive,jh7110-tdm.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: StarFive JH7110 TDM Controller 10 The TDM Controller is a Time Division Multiplexed audio interface 11 integrated in StarFive JH7110 SoC, allowing up to 8 channels of 12 audio over a serial interface. The TDM controller can operate both 16 - Walker Chen <walker.chen@starfivetech.com> 19 - $ref: dai-common.yaml# [all …]
|
/linux-6.12.1/sound/soc/starfive/ |
D | Kconfig | 1 # SPDX-License-Identifier: GPL-2.0-only 11 tristate "JH7110 PWM-DAC device driver" 16 Say Y or M if you want to add support for StarFive JH7110 17 PWM-DAC driver. 20 tristate "JH7110 TDM device driver" 24 Say Y or M if you want to add support for StarFive TDM driver.
|
D | jh7110_tdm.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * jh7110_tdm.c -- StarFive JH7110 TDM driver 25 #include <sound/soc-dai.h> 73 /* FIFO to send or received : half-1/2, Quarter-1/4 */ 95 /* left-justify or right-justify */ 127 /* data related to DMA transfers b/w tdm and DMAC */ 136 static inline u32 jh7110_tdm_readl(struct jh7110_tdm_dev *tdm, u16 reg) in jh7110_tdm_readl() argument 138 return readl_relaxed(tdm->tdm_base + reg); in jh7110_tdm_readl() 141 static inline void jh7110_tdm_writel(struct jh7110_tdm_dev *tdm, u16 reg, u32 val) in jh7110_tdm_writel() argument 143 writel_relaxed(val, tdm->tdm_base + reg); in jh7110_tdm_writel() [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/clock/ |
D | starfive,jh7110-syscrg.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/clock/starfive,jh7110-syscrg.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 7 title: StarFive JH7110 System Clock and Reset Generator 10 - Emil Renner Berthing <kernel@esmil.dk> 14 const: starfive,jh7110-syscrg 21 - items: 22 - description: Main Oscillator (24 MHz) 23 - description: GMAC1 RMII reference or GMAC1 RGMII RX [all …]
|
/linux-6.12.1/arch/riscv/boot/dts/starfive/ |
D | jh7110.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 /dts-v1/; 8 #include <dt-bindings/clock/starfive,jh7110-crg.h> 9 #include <dt-bindings/power/starfive,jh7110-pmu.h> 10 #include <dt-bindings/reset/starfive,jh7110-crg.h> 11 #include <dt-bindings/thermal/thermal.h> 14 compatible = "starfive,jh7110"; 15 #address-cells = <2>; 16 #size-cells = <2>; 19 #address-cells = <1>; [all …]
|
/linux-6.12.1/sound/soc/dwc/ |
D | local.h | 79 * Component parameter register fields - define the I2S block's 126 bool is_jh7110; /* Flag for StarFive JH7110 SoC */ 137 /* data related to TDM mode */ 163 return -EINVAL; in dw_pcm_register()
|
/linux-6.12.1/drivers/clk/starfive/ |
D | clk-starfive-jh7110-sys.c | 1 // SPDX-License-Identifier: GPL-2.0 3 * StarFive JH7110 System Clock Driver 11 #include <linux/clk-provider.h> 17 #include <soc/starfive/reset-starfive-jh71x0.h> 19 #include <dt-bindings/clock/starfive,jh7110-crg.h> 21 #include "clk-starfive-jh7110.h" 313 /* tdm */ 329 unsigned int idx = clkspec->args[0]; in jh7110_sysclk_get() 332 return &priv->reg[idx].hw; in jh7110_sysclk_get() 334 return ERR_PTR(-EINVAL); in jh7110_sysclk_get() [all …]
|
/linux-6.12.1/ |
D | MAINTAINERS | 5 --------------------------------------------------- 21 W: *Web-page* with status/info 23 B: URI for where to file *bugs*. A web-page with detailed bug 28 patches to the given subsystem. This is either an in-tree file, 29 or a URI. See Documentation/maintainer/maintainer-entry-profile.rst 46 N: [^a-z]tegra all files whose path contains tegra 64 ---------------- 83 3WARE SAS/SATA-RAID SCSI DRIVERS (3W-XXXX, 3W-9XXX, 3W-SAS) 85 L: linux-scsi@vger.kernel.org 88 F: drivers/scsi/3w-* [all …]
|