Home
last modified time | relevance | path

Searched full:input_reg (Results 1 – 25 of 42) sorted by relevance

12

/linux-6.12.1/drivers/pinctrl/freescale/
Dpinctrl-imx.c217 * The input_reg[i] here is actually some IOMUXC general in imx_pmx_set_one_pin_mmio()
220 val = readl(ipctl->base + pin_mmio->input_reg); in imx_pmx_set_one_pin_mmio()
223 writel(val, ipctl->base + pin_mmio->input_reg); in imx_pmx_set_one_pin_mmio()
224 } else if (pin_mmio->input_reg) { in imx_pmx_set_one_pin_mmio()
231 pin_mmio->input_reg); in imx_pmx_set_one_pin_mmio()
234 pin_mmio->input_reg); in imx_pmx_set_one_pin_mmio()
237 pin_mmio->input_reg, pin_mmio->input_val); in imx_pmx_set_one_pin_mmio()
450 * <mux_reg conf_reg input_reg mux_mode input_val>
452 * <mux_conf_reg input_reg mux_mode input_val>
490 pin_mmio->input_reg = be32_to_cpu(*list++); in imx_pinctrl_parse_pin_mmio()
Dpinctrl-imx-scmi.c65 int mux_reg, conf_reg, input_reg, mux_val, conf_val, input_val; in pinctrl_scmi_imx_dt_node_to_map() local
109 input_reg = be32_to_cpu(*list++); in pinctrl_scmi_imx_dt_node_to_map()
125 if (!input_reg) { in pinctrl_scmi_imx_dt_node_to_map()
129 (input_reg - daisy_off) / 4); in pinctrl_scmi_imx_dt_node_to_map()
Dpinctrl-imx.h24 * @input_reg: the select input register offset for this pin if any
31 u16 input_reg; member
/linux-6.12.1/Documentation/devicetree/bindings/firmware/
Dnxp,imx95-scmi-pinctrl.yaml29 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
42 "input_reg" indicates the offset of select input register.
/linux-6.12.1/Documentation/devicetree/bindings/pinctrl/
Dfsl,imxrt1050.yaml36 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
49 "input_reg" indicates the offset of select input register.
Dfsl,imx8ulp-pinctrl.yaml35 setting for one pin. The first 4 integers <mux_config_reg input_reg
46 "input_reg" indicates the offset of select input register.
Dfsl,imxrt1170.yaml36 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
49 "input_reg" indicates the offset of select input register.
Dfsl,imx9-pinctrl.yaml40 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
53 "input_reg" indicates the offset of select input register.
Dfsl,imx8m-pinctrl.yaml39 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
53 "input_reg" indicates the offset of select input register.
Dfsl,imx6ul-pinctrl.yaml40 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
53 "input_reg" indicates the offset of select input register.
Dfsl,imx7d-pinctrl.yaml44 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg
57 "input_reg" indicates the offset of select input register.
Dfsl,imx6sx-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
Dfsl,imx6sll-pinctrl.txt9 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
Dfsl,imx7ulp-pinctrl.txt17 <mux_conf_reg input_reg mux_mode input_val> are specified
Dfsl,imx-pinctrl.txt26 setting for one pin. The first 5 integers <mux_reg conf_reg input_reg mux_val
/linux-6.12.1/arch/arm/boot/dts/nxp/imx/
Dimx6ull-pinfunc-snvs.h11 * <mux_reg conf_reg input_reg mux_mode input_val>
Dimx6ull-pinfunc.h12 * <mux_reg conf_reg input_reg mux_mode input_val>
Dimx7ulp-pinfunc.h12 * <mux_conf_reg input_reg mux_mode input_val>
Dimx25-pinfunc.h13 * <mux_reg conf_reg input_reg mux_mode input_val>
/linux-6.12.1/drivers/pinctrl/mvebu/
Dpinctrl-armada-37xx.c1058 u32 mask, *irq_pol, input_reg, virq, type, level; in armada_3700_pinctrl_resume() local
1063 input_reg = INPUT_VAL; in armada_3700_pinctrl_resume()
1067 input_reg = INPUT_VAL + sizeof(u32); in armada_3700_pinctrl_resume()
1083 regmap_read(info->regmap, input_reg, &level); in armada_3700_pinctrl_resume()
/linux-6.12.1/drivers/input/touchscreen/
Diqs5xx.c901 bool input_reg = !iqs5xx->input; in fw_file_store() local
925 if (input_reg) { in fw_file_store()
/linux-6.12.1/arch/arm64/boot/dts/freescale/
Dimx93-pinfunc.h11 * <mux_reg conf_reg input_reg mux_mode input_val>
Dimx8mq-pinfunc.h12 * <mux_reg conf_reg input_reg mux_mode input_val>
Dimx8mm-pinfunc.h11 * <mux_reg conf_reg input_reg mux_mode input_val>
Dimx8mn-pinfunc.h11 * <mux_reg conf_reg input_reg mux_mode input_val>

12