Searched +full:imx8mm +full:- +full:ddrc (Results 1 – 19 of 19) sorted by relevance
/linux-6.12.1/Documentation/devicetree/bindings/memory-controllers/fsl/ |
D | imx8m-ddrc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/memory-controllers/fsl/imx8m-ddrc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Peng Fan <peng.fan@nxp.com> 13 The DDRC block is integrated in i.MX8M for interfacing with DDR based 18 switching is implemented by TF-A code which runs from a SRAM area. 20 The Linux driver for the DDRC doesn't even map registers (they're included 27 - enum: 28 - fsl,imx8mn-ddrc [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/interconnect/ |
D | fsl,imx8m-noc.yaml | 1 # SPDX-License-Identifier: GPL-2.0 3 --- 4 $id: http://devicetree.org/schemas/interconnect/fsl,imx8m-noc.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Peng Fan <peng.fan@nxp.com> 18 for normal (non-secure) world. 20 The buses are based on externally licensed IPs such as ARM NIC-301 and 27 - items: 28 - enum: 29 - fsl,imx8mm-nic [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/freescale/ |
D | imx8mm-evk.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 3 * Copyright 2019-2020 NXP 6 /dts-v1/; 8 #include <dt-bindings/usb/pd.h> 9 #include "imx8mm-evk.dtsi" 13 compatible = "fsl,imx8mm-evk", "fsl,imx8mm"; 20 &ddrc { 21 operating-points-v2 = <&ddrc_opp_table>; 23 ddrc_opp_table: opp-table { 24 compatible = "operating-points-v2"; [all …]
|
D | imx8mm.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/imx8mm-clock.h> 7 #include <dt-bindings/gpio/gpio.h> 8 #include <dt-bindings/input/input.h> 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 10 #include <dt-bindings/power/imx8mm-power.h> 11 #include <dt-bindings/reset/imx8mq-reset.h> 12 #include <dt-bindings/thermal/thermal.h> 14 #include "imx8mm-pinfunc.h" 17 interrupt-parent = <&gic>; [all …]
|
D | imx8mm-kontron-sl.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 6 #include "imx8mm.dtsi" 10 compatible = "kontron,imx8mm-sl", "fsl,imx8mm"; 23 stdout-path = &uart3; 28 cpu-supply = <®_vdd_arm>; 32 cpu-supply = <®_vdd_arm>; 36 cpu-supply = <®_vdd_arm>; 40 cpu-supply = <®_vdd_arm>; 43 &ddrc { 44 operating-points-v2 = <&ddrc_opp_table>; [all …]
|
D | imx8mn.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/imx8mn-clock.h> 7 #include <dt-bindings/power/imx8mn-power.h> 8 #include <dt-bindings/reset/imx8mq-reset.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/interrupt-controller/arm-gic.h> 12 #include <dt-bindings/thermal/thermal.h> 14 #include "imx8mn-pinfunc.h" 17 interrupt-parent = <&gic>; [all …]
|
D | imx8mm-phycore-som.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 7 #include "imx8mm.dtsi" 8 #include <dt-bindings/net/ti-dp83867.h> 11 model = "PHYTEC phyCORE-i.MX8MM"; 12 compatible = "phytec,imx8mm-phycore-som", "fsl,imx8mm"; 24 reg_vdd_3v3_s: regulator-vdd-3v3-s { 25 compatible = "regulator-fixed"; 26 regulator-always-on; 27 regulator-boot-on; 28 regulator-max-microvolt = <3300000>; [all …]
|
D | imx8mm-data-modul-edm-sbc.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/net/qca-ar803x.h> 9 #include <dt-bindings/phy/phy-imx8-pcie.h> 10 #include "imx8mm.dtsi" 14 compatible = "dmo,imx8mm-data-modul-edm-sbc", "fsl,imx8mm"; 22 stdout-path = &uart3; 32 compatible = "pwm-backlight"; 33 pinctrl-names = "default"; 34 pinctrl-0 = <&pinctrl_panel_backlight>; [all …]
|
D | imx8mm-innocomm-wb15.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include "imx8mm.dtsi" 7 #include <dt-bindings/phy/phy-imx8-pcie.h> 10 reg_modem: regulator-modem { 11 compatible = "regulator-fixed"; 12 pinctrl-names = "default"; 13 pinctrl-0 = <&pinctrl_modem_regulator>; 14 regulator-min-microvolt = <3300000>; 15 regulator-max-microvolt = <3300000>; 16 regulator-name = "epdev_on"; [all …]
|
D | imx8mm-beacon-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 #include "imx8mm-overdrive.dtsi" 15 compatible = "mmc-pwrseq-simple"; 16 pinctrl-names = "default"; 17 pinctrl-0 = <&pinctrl_usdhc1_gpio>; 18 reset-gpios = <&gpio2 10 GPIO_ACTIVE_LOW>; 20 clock-names = "ext_clock"; 21 post-power-on-delay-ms = <80>; 31 cpu-supply = <&buck2_reg>; 35 cpu-supply = <&buck2_reg>; [all …]
|
D | imx8mm-venice-gw7904.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/linux-event-codes.h> 10 #include <dt-bindings/leds/common.h> 11 #include <dt-bindings/phy/phy-imx8-pcie.h> 13 #include "imx8mm.dtsi" 17 compatible = "gateworks,imx8mm-gw7904", "fsl,imx8mm"; 20 stdout-path = &uart2; 28 gpio-keys { [all …]
|
D | imx8mm-venice-gw7903.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/linux-event-codes.h> 10 #include <dt-bindings/leds/common.h> 11 #include <dt-bindings/phy/phy-imx8-pcie.h> 13 #include "imx8mm.dtsi" 17 compatible = "gw,imx8mm-gw7903", "fsl,imx8mm"; 25 stdout-path = &uart2; 33 gpio-keys { [all …]
|
D | imx8mm-var-som.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 #include "imx8mm.dtsi" 10 model = "Variscite VAR-SOM-MX8MM module"; 13 stdout-path = &uart4; 21 reg_eth_phy: regulator-eth-phy { 22 compatible = "regulator-fixed"; 23 pinctrl-names = "default"; 24 pinctrl-0 = <&pinctrl_reg_eth_phy>; 25 regulator-name = "eth_phy_pwr"; 26 regulator-min-microvolt = <3300000>; [all …]
|
D | imx8mm-kontron-osm-s.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 6 #include <dt-bindings/gpio/gpio.h> 7 #include <dt-bindings/interrupt-controller/irq.h> 8 #include "imx8mm.dtsi" 11 model = "Kontron OSM-S i.MX8MM (N802X SOM)"; 12 compatible = "kontron,imx8mm-osm-s", "fsl,imx8mm"; 30 stdout-path = &uart3; 33 reg_vdd_carrier: regulator-vdd-carrier { 34 compatible = "regulator-fixed"; 35 pinctrl-names = "default"; [all …]
|
D | imx8mm-venice-gw7901.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/linux-event-codes.h> 10 #include <dt-bindings/leds/common.h> 11 #include <dt-bindings/phy/phy-imx8-pcie.h> 13 #include "imx8mm.dtsi" 17 compatible = "gw,imx8mm-gw7901", "fsl,imx8mm"; 30 stdout-path = &uart2; 38 gpio-keys { [all …]
|
D | imx8mm-venice-gw7902.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 /dts-v1/; 8 #include <dt-bindings/gpio/gpio.h> 9 #include <dt-bindings/input/linux-event-codes.h> 10 #include <dt-bindings/leds/common.h> 11 #include <dt-bindings/net/ti-dp83867.h> 12 #include <dt-bindings/phy/phy-imx8-pcie.h> 14 #include "imx8mm.dtsi" 18 compatible = "gw,imx8mm-gw7902", "fsl,imx8mm"; 27 stdout-path = &uart2; [all …]
|
D | imx8mp.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 6 #include <dt-bindings/clock/imx8mp-clock.h> 7 #include <dt-bindings/power/imx8mp-power.h> 8 #include <dt-bindings/reset/imx8mp-reset.h> 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/interconnect/fsl,imx8mp.h> 12 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 #include <dt-bindings/thermal/thermal.h> 15 #include "imx8mp-pinfunc.h" [all …]
|
D | imx8mm-verdin.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 6 #include <dt-bindings/phy/phy-imx8-pcie.h> 7 #include <dt-bindings/pwm/pwm.h> 8 #include "imx8mm.dtsi" 9 #include "imx8mm-overdrive.dtsi" 13 stdout-path = &uart1; 22 compatible = "pwm-backlight"; 23 brightness-levels = <0 45 63 88 119 158 203 255>; 24 default-brightness-level = <4>; 26 enable-gpios = <&gpio3 24 GPIO_ACTIVE_HIGH>; [all …]
|
/linux-6.12.1/drivers/interconnect/imx/ |
D | imx8mm.c | 1 // SPDX-License-Identifier: GPL-2.0 6 * Copyright (c) 2019-2020, NXP 13 #include <dt-bindings/interconnect/imx8mm.h> 20 .phandle_name = "fsl,ddrc", 93 .name = "imx8mm-interconnect", 101 MODULE_ALIAS("platform:imx8mm-interconnect");
|