Home
last modified time | relevance | path

Searched full:i2c_clk (Results 1 – 22 of 22) sorted by relevance

/linux-6.12.1/drivers/mfd/ !
Dintel_quark_i2c_gpio.c39 struct clk *i2c_clk; member
164 struct clk *i2c_clk; in intel_quark_register_i2c_clk() local
166 i2c_clk = clk_register_fixed_rate(dev, in intel_quark_register_i2c_clk()
169 if (IS_ERR(i2c_clk)) in intel_quark_register_i2c_clk()
170 return PTR_ERR(i2c_clk); in intel_quark_register_i2c_clk()
172 quark_mfd->i2c_clk = i2c_clk; in intel_quark_register_i2c_clk()
173 quark_mfd->i2c_clk_lookup = clkdev_create(i2c_clk, NULL, in intel_quark_register_i2c_clk()
177 clk_unregister(quark_mfd->i2c_clk); in intel_quark_register_i2c_clk()
193 clk_unregister(quark_mfd->i2c_clk); in intel_quark_unregister_i2c_clk()
/linux-6.12.1/drivers/i2c/busses/ !
Di2c-microchip-corei2c.c95 * @i2c_clk: clock reference for i2c input clock
108 struct clk *i2c_clk; member
187 u32 clk_rate = clk_get_rate(idev->i2c_clk); in mchp_corei2c_init()
384 idev->i2c_clk = devm_clk_get(&pdev->dev, NULL); in mchp_corei2c_probe()
385 if (IS_ERR(idev->i2c_clk)) in mchp_corei2c_probe()
386 return dev_err_probe(&pdev->dev, PTR_ERR(idev->i2c_clk), in mchp_corei2c_probe()
415 ret = clk_prepare_enable(idev->i2c_clk); in mchp_corei2c_probe()
422 clk_disable_unprepare(idev->i2c_clk); in mchp_corei2c_probe()
439 clk_disable_unprepare(idev->i2c_clk); in mchp_corei2c_probe()
452 clk_disable_unprepare(idev->i2c_clk); in mchp_corei2c_remove()
Di2c-altera.c66 * @i2c_clk: clock reference for i2c input clock
82 struct clk *i2c_clk; member
139 u32 divisor = clk_get_rate(idev->i2c_clk) / idev->bus_clk_rate; in altr_i2c_init()
140 u32 clk_mhz = clk_get_rate(idev->i2c_clk) / 1000000; in altr_i2c_init()
400 idev->i2c_clk = devm_clk_get(&pdev->dev, NULL); in altr_i2c_probe()
401 if (IS_ERR(idev->i2c_clk)) { in altr_i2c_probe()
403 return PTR_ERR(idev->i2c_clk); in altr_i2c_probe()
439 ret = clk_prepare_enable(idev->i2c_clk); in altr_i2c_probe()
460 clk_disable_unprepare(idev->i2c_clk); in altr_i2c_probe()
472 clk_disable_unprepare(idev->i2c_clk); in altr_i2c_remove()
Di2c-jz4780.c256 int i2c_clk = i2c->speed; in jz4780_i2c_set_speed() local
262 * 1 JZ4780_I2C cycle equals to cnt_period PCLK(i2c_clk) in jz4780_i2c_set_speed()
266 cnt_period = dev_clk_khz / i2c_clk; in jz4780_i2c_set_speed()
268 if (i2c_clk <= 100) in jz4780_i2c_set_speed()
282 if (i2c_clk <= 100) { in jz4780_i2c_set_speed()
311 * 1i2c_clk = 10^6 / dev_clk_khz in jz4780_i2c_set_speed()
312 * on FPGA, dev_clk_khz = 12000, so 1i2c_clk = 1000/12 = 83ns in jz4780_i2c_set_speed()
313 * on Pisces(1008M), dev_clk_khz=126000, so 1i2c_clk = 1000 / 126 = 8ns in jz4780_i2c_set_speed()
315 * The actual hold time is (SDAHD + 1) * (i2c_clk period). in jz4780_i2c_set_speed()
320 if (i2c_clk <= 100) { /* standard mode */ in jz4780_i2c_set_speed()
Di2c-axxia.c131 * @i2c_clk: clock reference for i2c input clock
147 struct clk *i2c_clk; member
180 u32 divisor = clk_get_rate(idev->i2c_clk) / idev->bus_clk_rate; in axxia_i2c_init()
181 u32 clk_mhz = clk_get_rate(idev->i2c_clk) / 1000000; in axxia_i2c_init()
754 idev->i2c_clk = devm_clk_get(&pdev->dev, "i2c"); in axxia_i2c_probe()
755 if (IS_ERR(idev->i2c_clk)) { in axxia_i2c_probe()
757 return PTR_ERR(idev->i2c_clk); in axxia_i2c_probe()
768 ret = clk_prepare_enable(idev->i2c_clk); in axxia_i2c_probe()
805 clk_disable_unprepare(idev->i2c_clk); in axxia_i2c_probe()
813 clk_disable_unprepare(idev->i2c_clk); in axxia_i2c_remove()
Di2c-xiic.c76 * @i2c_clk: I2C SCL frequency
98 unsigned int i2c_clk; member
378 "%s entry, i2c->input_clk: %ld, i2c->i2c_clk: %d\n", in xiic_setclk()
379 __func__, i2c->input_clk, i2c->i2c_clk); in xiic_setclk()
382 if (!i2c->i2c_clk || !i2c->input_clk) in xiic_setclk()
387 switch (i2c->i2c_clk) { in xiic_setclk()
409 /* THIGH - Depends on SCL clock frequency(i2c_clk) as below */ in xiic_setclk()
410 reg_val = (DIV_ROUND_UP(i2c->input_clk, 2 * i2c->i2c_clk)) - 7; in xiic_setclk()
1286 &i2c->i2c_clk); in xiic_i2c_probe()
1288 if (ret || i2c->i2c_clk > I2C_MAX_FAST_MODE_PLUS_FREQ) in xiic_i2c_probe()
[all …]
Di2c-cadence.c178 * @i2c_clk: Maximum I2C clock speed
206 unsigned int i2c_clk; member
782 msg_timeout = msecs_to_jiffies((1000 * msg->len * BITS_PER_BYTE) / id->i2c_clk); in cdns_i2c_process_msg()
1080 unsigned long fscl = id->i2c_clk; in cdns_i2c_setclk()
1128 unsigned long fscl = id->i2c_clk; in cdns_i2c_clk_notifier_cb()
1393 &id->i2c_clk); in cdns_i2c_probe()
1394 if (ret || (id->i2c_clk > I2C_MAX_FAST_MODE_FREQ)) in cdns_i2c_probe()
1395 id->i2c_clk = I2C_MAX_STANDARD_MODE_FREQ; in cdns_i2c_probe()
1411 dev_err(&pdev->dev, "invalid SCL clock: %u Hz\n", id->i2c_clk); in cdns_i2c_probe()
1429 id->i2c_clk / 1000, (unsigned long)r_mem->start, irq); in cdns_i2c_probe()
Di2c-nomadik.c400 u32 i2c_clk, div; in setup_i2c_controller() local
410 i2c_clk = clk_get_rate(priv->clk); in setup_i2c_controller()
424 ns = DIV_ROUND_UP_ULL(1000000000ULL, i2c_clk); in setup_i2c_controller()
458 brcr2 = FIELD_PREP(I2C_BRCR_BRCNT2, i2c_clk / (priv->clk_freq * div)); in setup_i2c_controller()
473 i2c_clk / (I2C_MAX_STANDARD_MODE_FREQ * 2)); in setup_i2c_controller()
Di2c-npcm7xx.c2269 struct clk *i2c_clk; in npcm_i2c_probe_bus() local
2287 i2c_clk = devm_clk_get(&pdev->dev, NULL); in npcm_i2c_probe_bus()
2288 if (IS_ERR(i2c_clk)) in npcm_i2c_probe_bus()
2289 return PTR_ERR(i2c_clk); in npcm_i2c_probe_bus()
2290 bus->apb_clk = clk_get_rate(i2c_clk); in npcm_i2c_probe_bus()
Di2c-imx.c610 dev_dbg(&i2c_imx->adapter.dev, "I2C_CLK=%d, REQ DIV=%d\n", in i2c_imx_set_clk()
/linux-6.12.1/drivers/media/pci/mgb4/ !
Dmgb4_core.c304 mgbdev->i2c_clk = clk_hw_register_fixed_rate(NULL, clk_name, NULL, in init_i2c()
306 if (IS_ERR(mgbdev->i2c_clk)) { in init_i2c()
308 return PTR_ERR(mgbdev->i2c_clk); in init_i2c()
310 mgbdev->i2c_cl = clkdev_hw_create(mgbdev->i2c_clk, NULL, "xiic-i2c.%d", in init_i2c()
344 clk_hw_unregister(mgbdev->i2c_clk); in init_i2c()
354 clk_hw_unregister(mgbdev->i2c_clk); in free_i2c()
Dmgb4_core.h47 struct clk_hw *i2c_clk; member
/linux-6.12.1/drivers/staging/nvec/ !
Dnvec.c739 clk_prepare_enable(nvec->i2c_clk); in tegra_init_i2c_slave()
749 clk_set_rate(nvec->i2c_clk, 8 * 80000); in tegra_init_i2c_slave()
765 clk_disable_unprepare(nvec->i2c_clk); in nvec_disable_i2c_slave()
780 struct clk *i2c_clk; in tegra_nvec_probe() local
814 i2c_clk = devm_clk_get(dev, "div-clk"); in tegra_nvec_probe()
815 if (IS_ERR(i2c_clk)) { in tegra_nvec_probe()
827 nvec->i2c_clk = i2c_clk; in tegra_nvec_probe()
Dnvec.h109 * @i2c_clk: The clock of the I2C device
139 struct clk *i2c_clk; member
/linux-6.12.1/Documentation/devicetree/bindings/i2c/ !
Dsocionext,uniphier-i2c.yaml53 clocks = <&i2c_clk>;
Dsocionext,uniphier-fi2c.yaml53 clocks = <&i2c_clk>;
Dst,nomadik-i2c.yaml147 clocks = <&i2c_ser_clk>, <&i2c_clk>;
/linux-6.12.1/drivers/clk/tegra/ !
Dclk-dfll.c272 struct clk *i2c_clk; member
407 ret = clk_enable(td->i2c_clk); in tegra_dfll_runtime_resume()
432 clk_disable(td->i2c_clk); in tegra_dfll_runtime_suspend()
1438 td->i2c_clk = devm_clk_get(td->dev, "i2c"); in dfll_init_clks()
1439 if (IS_ERR(td->i2c_clk)) { in dfll_init_clks()
1441 return PTR_ERR(td->i2c_clk); in dfll_init_clks()
1443 td->i2c_clk_rate = clk_get_rate(td->i2c_clk); in dfll_init_clks()
1483 ret = clk_prepare(td->i2c_clk); in dfll_init()
1485 dev_err(td->dev, "failed to prepare i2c_clk\n"); in dfll_init()
2101 clk_unprepare(td->i2c_clk); in tegra_dfll_unregister()
/linux-6.12.1/arch/mips/boot/dts/mobileye/ !
Deyeq5-clocks.dtsi180 i2c_clk: i2c-clk { label
186 clock-output-names = "i2c_clk";
/linux-6.12.1/arch/arm/boot/dts/nxp/imx/ !
Dimx6dl-qmx6.dtsi399 MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4001b8b1 /* Q7[66] I2C_CLK */
406 MX6QDL_PAD_EIM_D21__GPIO3_IO21 0x1b0b0 /* Q7[66] I2C_CLK */
/linux-6.12.1/drivers/clk/spear/ !
Dspear6xx_clock.c299 clk = clk_register_gate(NULL, "i2c_clk", "ahb_clk", 0, PERIP1_CLK_ENB, in spear6xx_clk_init()
/linux-6.12.1/drivers/ptp/ !
Dptp_ocp.c359 struct clk_hw *i2c_clk; member
2008 bp->i2c_clk = clk; in ptp_ocp_register_i2c()
4522 if (bp->i2c_clk) in ptp_ocp_detach()
4523 clk_hw_unregister_fixed_rate(bp->i2c_clk); in ptp_ocp_detach()