Home
last modified time | relevance | path

Searched +full:frc +full:- +full:shared (Results 1 – 7 of 7) sorted by relevance

/linux-6.12.1/drivers/gpu/drm/amd/display/dc/inc/hw/
Dhw_shared.h34 * Data types shared between different Virtual HW blocks
123 /* arr_curve_points - regamma regions/segments specification
124 * arr_points - beginning and end point specified separately (only one on DCE)
125 * corner_points - beginning and end point for all 3 colors (DCN)
126 * rgb_resulted - final curve
287 * FL - Front Left
288 * FR - Front Right
289 * RL - Rear Left
290 * RR - Rear Right
291 * RC - Rear Center
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/timer/
Dsamsung,exynos4210-mct.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
4 $id: http://devicetree.org/schemas/timer/samsung,exynos4210-mct.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Krzysztof Kozlowski <krzk@kernel.org>
14 global timer and CPU local timers. The global timer is a 64-bit free running
15 up-counter and can generate 4 interrupts when the counter reaches one of the
16 four preset counter values. The CPU local timers are 32-bit free running
17 down-counters and generate an interrupt when the counter expires. There is
23 - enum:
[all …]
/linux-6.12.1/drivers/clocksource/
Dexynos_mct.c1 // SPDX-License-Identifier: GPL-2.0-only
2 /* linux/arch/arm/mach-exynos4/mct.c
7 * Exynos4 MCT(Multi-Core Timer) support
70 #define MCT_NR_LOCAL (MCT_NR_IRQS - MCT_L0_IRQ)
167 * exynos4_read_count_64 - Read all 64-bits of the global counter
169 * This will read all 64-bits of the global counter taking care to make sure
171 * slow (hundreds of nanoseconds) so you should use the 32-bit (lower half
191 * exynos4_read_count_32 - Read the lower 32-bits of the global counter
193 * This will read just the lower 32-bits of the global counter. This is marked
214 .name = "mct-frc",
[all …]
/linux-6.12.1/sound/x86/
Dintel_hdmi_audio.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * intel_hdmi_audio.c - Intel HDMI audio driver
23 #include <linux/dma-mapping.h>
40 for ((pipe) = 0; (pipe) < (card_ctx)->num_pipes; (pipe)++)
42 for ((port) = 0; (port) < (card_ctx)->num_ports; (port)++)
57 "Single-port mode (for compatibility)");
68 [5] = FLC | FRC,
111 { .ca_index = 0x14, .speakers = { FRC, FLC, 0, 0, 0, 0, FR, FL } },
112 { .ca_index = 0x15, .speakers = { FRC, FLC, 0, 0, 0, LFE, FR, FL } },
113 { .ca_index = 0x16, .speakers = { FRC, FLC, 0, 0, FC, 0, FR, FL } },
[all …]
/linux-6.12.1/drivers/net/ethernet/freescale/dpaa2/
Ddpaa2-eth.c1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
2 /* Copyright 2014-2016 Freescale Semiconductor Inc.
3 * Copyright 2016-2022 NXP
23 #include "dpaa2-eth.h"
29 #include "dpaa2-eth-trace.h"
40 priv->features = 0; in dpaa2_eth_detect_features()
44 priv->features |= DPAA2_ETH_FEATURE_ONESTEP_CFG_DIRECT; in dpaa2_eth_detect_features()
57 if (dpni_set_single_step_cfg(priv->mc_io, 0, priv->mc_token, &cfg)) in dpaa2_update_ptp_onestep_indirect()
72 if (priv->onestep_reg_base) in dpaa2_update_ptp_onestep_direct()
73 writel(val, priv->onestep_reg_base); in dpaa2_update_ptp_onestep_direct()
[all …]
/linux-6.12.1/drivers/gpu/drm/radeon/
Dr300_reg.h95 /* State based - direct writes to registers trigger vertex
107 /* index size - when not set the indices are assumed to be 16 bit */
147 /* BEGIN: Vertex data assembly - lots of uncertainties */
207 * - always set up to produce at least two attributes:
209 * - INPUT_CNTL_0_COLOR and INPUT_CNTL_COLOR bits are always equal.
307 /* These seem to be per-pixel and per-vertex X and Y clipping planes. The first
308 * plane is per-pixel and the second plane is per-vertex.
330 # define R300_2288_R300 0x00750000 /* -- nh */
331 # define R300_2288_RV350 0x0000FFFF /* -- Vladimir */
381 /* These are values from r300_reg/r300_reg.h - they are known to be correct
[all …]
/linux-6.12.1/drivers/crypto/caam/
Dcaamalg_qi2.c1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause)
3 * Copyright 2015-2016 Freescale Semiconductor Inc.
4 * Copyright 2017-2019 NXP
18 #include "dpseci-debugfs.h"
19 #include <linux/dma-mapping.h>
22 #include <soc/fsl/dpaa2-io.h>
23 #include <soc/fsl/dpaa2-fd.h>
37 * being processed. This can be added by the dpaa2-eth driver. This would
40 * NOTE: The memcache is SMP-safe. No need to handle spinlocks in-here
66 * struct caam_ctx - per-session context
[all …]