Home
last modified time | relevance | path

Searched full:fpll (Results 1 – 6 of 6) sorted by relevance

/linux-6.12.1/drivers/clk/sophgo/
Dclk-sg2042-clkgen.c440 SG2042_GATE_FW(GATE_CLK_DDR01_DIV1, "clk_gate_ddr01_div1", "fpll",
447 SG2042_GATE_FW(GATE_CLK_DDR23_DIV1, "clk_gate_ddr23_div1", "fpll",
456 "clk_gate_rp_cpu_normal_div1", "fpll",
463 SG2042_GATE_FW(GATE_CLK_AXI_DDR_DIV1, "clk_gate_axi_ddr_div1", "fpll",
602 SG2042_DIV_FW(DIV_CLK_FPLL_50M_A53, "clk_div_50m_a53", "fpll",
626 SG2042_DIV_FW_RO(DIV_CLK_FPLL_UART_500M, "clk_div_uart_500m", "fpll",
628 SG2042_DIV_FW(DIV_CLK_FPLL_AHB_LPC, "clk_div_ahb_lpc", "fpll",
630 SG2042_DIV_FW(DIV_CLK_FPLL_EFUSE, "clk_div_efuse", "fpll",
632 SG2042_DIV_FW(DIV_CLK_FPLL_TX_ETH0, "clk_div_tx_eth0", "fpll",
635 "clk_div_ptp_ref_i_eth0", "fpll",
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/clock/
Dsophgo,sg2042-clkgen.yaml29 - const: fpll
57 "fpll",
/linux-6.12.1/sound/soc/codecs/
Dwm8974.c412 unsigned int fpll = 0; in wm8974_update_clocks() local
425 fpll = wm8974_get_mclkdiv(22500000, fs256, &mclkdiv); in wm8974_update_clocks()
428 wm8974_set_dai_pll(dai, 0, 0, priv->mclk, fpll); in wm8974_update_clocks()
Dwm8940.c684 unsigned int fpll = 0; in wm8940_update_clocks() local
696 fpll = wm8940_get_mclkdiv(22500000, fs256, &mclkdiv); in wm8940_update_clocks()
699 wm8940_set_dai_pll(dai, 0, 0, priv->mclk, fpll); in wm8940_update_clocks()
/linux-6.12.1/drivers/video/fbdev/
Dcyber2000fb.c642 * fclock = fpll / div2
643 * fpll = fref * mult / div1
649 * fpll should be between 115 and 260 MHz
664 * find div2 such that 115MHz < fpll < 260MHz in cyber2000fb_decode_clock()
/linux-6.12.1/arch/riscv/boot/dts/sophgo/
Dsg2042.dtsi192 "fpll",