Home
last modified time | relevance | path

Searched +full:flip +full:- +full:vertical (Results 1 – 25 of 128) sorted by relevance

123456

/linux-6.12.1/drivers/gpu/drm/amd/include/ivsrcid/dcn/
Dirqsrcs_dcn_1_0.h192 #define DCN_1_0__SRCID__DC_DAC_A_AUTO_DET 0xA // DAC A auto - detection DACA_AUTODETECT_GEN…
309 #define DCN_1_0__SRCID__DC_DIGA_FAST_TRAINING_COMPLETE_INT 0xF // DIGA - Fast Training Complete…
312 #define DCN_1_0__SRCID__DC_DIGB_FAST_TRAINING_COMPLETE_INT 0xF // DIGB - Fast Training Complete…
315 #define DCN_1_0__SRCID__DC_DIGC_FAST_TRAINING_COMPLETE_INT 0xF // DIGC - Fast Training Complete…
318 #define DCN_1_0__SRCID__DC_DIGD_FAST_TRAINING_COMPLETE_INT 0xF // DIGD - Fast Training Complete…
321 #define DCN_1_0__SRCID__DC_DIGE_FAST_TRAINING_COMPLETE_INT 0xF // DIGE - Fast Training Complete…
324 #define DCN_1_0__SRCID__DC_DIGF_FAST_TRAINING_COMPLETE_INT 0xF // DIGF - Fast Training Complete…
574 #define DCN_1_0__SRCID__DC_D1_FORCE_CNT_W 0x1E // D1 : Force - count--w OTG1_IHC_FORCE_COUNT_NOW_IN…
577 #define DCN_1_0__SRCID__DC_D1_FORCE_VSYNC_NXT_LINE 0x1E // D1 : Force - Vsync - next - line OTG1_IH…
589 #define DCN_1_0__SRCID__OTG1_VERTICAL_INTERRUPT0_CONTROL 0x1E // D1 : OTG vertical interrupt 0 OTG1…
[all …]
/linux-6.12.1/drivers/media/platform/renesas/vsp1/
Dvsp1_wpf.c1 // SPDX-License-Identifier: GPL-2.0+
3 * vsp1_wpf.c -- R-Car VSP1 Write Pixel Formatter
5 * Copyright (C) 2013-2014 Renesas Electronics Corporation
12 #include <media/v4l2-subdev.h>
25 /* -----------------------------------------------------------------------------
32 vsp1_dl_body_write(dlb, reg + wpf->entity.index * VI6_WPF_OFFSET, data); in vsp1_wpf_write()
35 /* -----------------------------------------------------------------------------
46 struct vsp1_video *video = wpf->video; in vsp1_wpf_set_rotation()
57 if (rotate == wpf->flip.rotate) in vsp1_wpf_set_rotation()
61 mutex_lock(&video->lock); in vsp1_wpf_set_rotation()
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/display/panel/
Dsamsung,s6e8aa0.yaml1 # SPDX-License-Identifier: GPL-2.0
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Andrzej Hajda <a.hajda@samsung.com>
13 - $ref: panel-common.yaml#
22 reset-gpios: true
23 display-timings: true
25 vdd3-supply:
28 vci-supply:
31 power-on-delay:
[all …]
Dronbo,rb070d30.yaml1 # SPDX-License-Identifier: (GPL-2.0+ OR X11)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
10 - Maxime Ripard <mripard@kernel.org>
19 power-gpios:
23 reset-gpios:
27 shlr-gpios:
28 description: GPIO used for the shlr pin (horizontal flip)
31 updn-gpios:
32 description: GPIO used for the updn pin (vertical flip)
[all …]
/linux-6.12.1/drivers/media/platform/st/sti/bdisp/
Dbdisp.h1 /* SPDX-License-Identifier: GPL-2.0 */
12 #include <media/v4l2-ctrls.h>
13 #include <media/v4l2-device.h>
14 #include <media/v4l2-mem2mem.h>
16 #include <media/videobuf2-dma-contig.h>
21 * Max nb of nodes in node-list:
22 * - 2 nodes to handle wide 4K pictures
23 * - 2 nodes to handle two planes (Y & CbCr) */
28 /* struct bdisp_ctrls - bdisp control set
29 * @hflip: horizontal flip
[all …]
/linux-6.12.1/include/uapi/drm/
Ddrm_mode.h5 * Copyright (c) 2007-2008 Tungsten Graphics, Inc., Cedar Park, TX., USA
6 * Copyright (c) 2007-2008 Intel Corporation
62 /* bit compatible with the xrandr RR_ definitions (bits 0-13)
176 * using the name->prop id lookup is the preferred method.
202 * using the name->prop id lookup is the preferred method.
222 * struct drm_mode_modeinfo - Display mode information.
229 * @vdisplay: vertical display size
230 * @vsync_start: vertical sync start
231 * @vsync_end: vertical sync end
232 * @vtotal: vertical total size
[all …]
/linux-6.12.1/drivers/gpu/drm/renesas/rcar-du/
Drcar_du_crtc.h1 /* SPDX-License-Identifier: GPL-2.0+ */
3 * R-Car Display Unit CRTCs
5 * Copyright (C) 2013-2015 Renesas Electronics Corporation
26 * struct rcar_du_crtc - the CRTC, representing a DU superposition processor
36 * @event: event to post when the pending page flip completes
37 * @flip_wait: wait queue used to signal page flip completion
39 * @vblank_wait: wait queue used to signal vertical blanking
40 * @vblank_count: number of vertical blanking interrupts to wait for
82 * struct rcar_du_crtc_state - Driver-specific CRTC state
/linux-6.12.1/drivers/media/platform/samsung/exynos4-is/
Dfimc-core.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (C) 2010 - 2012 Samsung Electronics Co., Ltd.
21 #include <media/media-entity.h>
22 #include <media/videobuf2-v4l2.h>
23 #include <media/v4l2-ctrls.h>
24 #include <media/v4l2-device.h>
25 #include <media/v4l2-mem2mem.h>
26 #include <media/v4l2-mediabus.h>
27 #include <media/drv-intf/exynos-fimc.h>
35 #define FIMC_DRIVER_NAME "exynos4-fimc"
[all …]
/linux-6.12.1/include/media/i2c/
Dov772x.h1 /* SPDX-License-Identifier: GPL-2.0-only */
13 #define OV772X_FLAG_VFLIP (1 << 0) /* Vertical flip image */
14 #define OV772X_FLAG_HFLIP (1 << 1) /* Horizontal flip image */
29 #define OV772X_MANUAL_EDGE_CTRL 0x80 /* un-used bit of strength */
49 * struct ov772x_camera_info - ov772x driver interface structure
/linux-6.12.1/drivers/media/platform/mediatek/mdp/
Dmtk_mdp_core.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2015-2016 MediaTek Inc.
12 #include <media/v4l2-ctrls.h>
13 #include <media/v4l2-device.h>
14 #include <media/v4l2-mem2mem.h>
15 #include <media/videobuf2-core.h>
16 #include <media/videobuf2-dma-contig.h>
22 #define MTK_MDP_MODULE_NAME "mtk-mdp"
34 * struct mtk_mdp_pix_align - alignment of image
48 * struct mtk_mdp_fmt - the driver's internal color format data
[all …]
Dmtk_mdp_ipi.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2015-2016 MediaTek Inc.
26 * struct mdp_ipi_init - for AP_MDP_INIT
38 * struct mdp_ipi_comm - for AP_MDP_PROCESS, AP_MDP_DEINIT
54 * struct mdp_ipi_comm_ack - for VPU_MDP_DEINIT_ACK, VPU_MDP_PROCESS_ACK
70 * struct mdp_config - configured for source/destination image
76 * @h_stride : bytes in vertical
105 int32_t hflip; /* 1 will enable the flip */
106 int32_t vflip; /* 1 will enable the flip */
/linux-6.12.1/drivers/media/platform/samsung/exynos-gsc/
Dgsc-core.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * Copyright (c) 2011 - 2012 Samsung Electronics Co., Ltd.
6 * header file for Samsung EXYNOS5 SoC series G-Scaler driver
20 #include <media/videobuf2-v4l2.h>
21 #include <media/v4l2-ctrls.h>
22 #include <media/v4l2-device.h>
23 #include <media/v4l2-mem2mem.h>
24 #include <media/v4l2-mediabus.h>
25 #include <media/videobuf2-dma-contig.h>
27 #include "gsc-regs.h"
[all …]
/linux-6.12.1/Documentation/admin-guide/media/
Dimx.rst1 .. SPDX-License-Identifier: GPL-2.0
7 ------------
15 - Image DMA Controller (IDMAC)
16 - Camera Serial Interface (CSI)
17 - Image Converter (IC)
18 - Sensor Multi-FIFO Controller (SMFC)
19 - Image Rotator (IRT)
20 - Video De-Interlacing or Combining Block (VDIC)
24 display paths. During transfer, the IDMAC is also capable of vertical
25 image flip, 8x8 block transfer (see IRT description), pixel component
[all …]
/linux-6.12.1/include/linux/dma/
Dxilinx_dma.h1 /* SPDX-License-Identifier: GPL-2.0-or-later */
5 * Copyright (C) 2010-2014 Xilinx, Inc. All rights reserved.
11 #include <linux/dma-mapping.h>
15 * struct xilinx_vdma_config - VDMA Configuration structure
17 * @gen_lock: Whether in gen-lock mode
26 * @vflip_en: Vertical Flip enable
/linux-6.12.1/drivers/staging/media/atomisp/pci/isp/kernels/output/output_1.0/
Dia_css_output.host.c1 // SPDX-License-Identifier: GPL-2.0
51 to->enable_hflip = from->enable_hflip; in ia_css_output_encode()
52 to->enable_vflip = from->enable_vflip; in ia_css_output_encode()
62 ret = ia_css_dma_configure_from_info(&to->port_b, from->info); in ia_css_output_config()
66 to->width_a_over_b = elems_a / to->port_b.elems; in ia_css_output_config()
67 to->height = from->info ? from->info->res.height : 0; in ia_css_output_config()
68 to->enable = from->info != NULL; in ia_css_output_config()
69 ia_css_frame_info_to_frame_sp_info(&to->info, from->info); in ia_css_output_config()
72 if (elems_a % to->port_b.elems != 0) in ia_css_output_config()
73 return -EINVAL; in ia_css_output_config()
[all …]
/linux-6.12.1/drivers/staging/media/tegra-video/
Dvi.h1 /* SPDX-License-Identifier: GPL-2.0-only */
16 #include <media/media-entity.h>
17 #include <media/v4l2-async.h>
18 #include <media/v4l2-ctrls.h>
19 #include <media/v4l2-device.h>
20 #include <media/v4l2-dev.h>
21 #include <media/v4l2-subdev.h>
22 #include <media/videobuf2-v4l2.h>
44 * struct tegra_vi_ops - Tegra VI operations
45 * @vi_enable: soc-specific operations needed to enable/disable the VI peripheral
[all …]
/linux-6.12.1/drivers/media/i2c/
Dimx274.c1 // SPDX-License-Identifier: GPL-2.0
3 * imx274.c - IMX274 CMOS Image Sensor driver
23 #include <linux/v4l2-mediabus.h>
26 #include <media/v4l2-ctrls.h>
27 #include <media/v4l2-device.h>
28 #include <media/v4l2-fwnode.h>
29 #include <media/v4l2-subdev.h>
49 #define IMX274_GAIN_SHIFT_MASK ((1 << IMX274_GAIN_SHIFT) - 1)
59 / (2048 - IMX274_GAIN_REG_MAX))
76 * register SHR is limited to (SVR value + 1) x VMAX value - 4
[all …]
/linux-6.12.1/arch/arm/boot/dts/samsung/
Dexynos4412-galaxy-s3.dtsi1 // SPDX-License-Identifier: GPL-2.0
9 /dts-v1/;
10 #include <dt-bindings/leds/common.h>
11 #include "exynos4412-midas.dtsi"
19 led-controller {
21 flen-gpios = <&gpj1 1 GPIO_ACTIVE_HIGH>;
22 enset-gpios = <&gpj1 2 GPIO_ACTIVE_HIGH>;
24 pinctrl-names = "default", "host", "isp";
25 pinctrl-0 = <&camera_flash_host>;
26 pinctrl-1 = <&camera_flash_host>;
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/dma/xilinx/
Dxilinx_dma.txt11 Xilinx AXI CDMA engine, it does transfers between memory-mapped source
12 address and a memory-mapped destination address.
19 - compatible: Should be one of-
20 "xlnx,axi-vdma-1.00.a"
21 "xlnx,axi-dma-1.00.a"
22 "xlnx,axi-cdma-1.00.a"
23 "xlnx,axi-mcdma-1.00.a"
24 - #dma-cells: Should be <1>, see "dmas" property below
25 - reg: Should contain VDMA registers location and length.
26 - xlnx,addrwidth: Should be the vdma addressing size in bits(ex: 32 bits).
[all …]
/linux-6.12.1/drivers/gpu/drm/renesas/rz-du/
Drzg2l_du_crtc.c1 // SPDX-License-Identifier: GPL-2.0+
61 /* -----------------------------------------------------------------------------
67 const struct drm_display_mode *mode = &rcrtc->crtc.state->adjusted_mode; in rzg2l_du_crtc_set_display_timing()
68 unsigned long mode_clock = mode->clock * 1000; in rzg2l_du_crtc_set_display_timing()
70 struct rzg2l_du_device *rcdu = rcrtc->dev; in rzg2l_du_crtc_set_display_timing()
72 clk_prepare_enable(rcrtc->rzg2l_clocks.dclk); in rzg2l_du_crtc_set_display_timing()
73 clk_set_rate(rcrtc->rzg2l_clocks.dclk, mode_clock); in rzg2l_du_crtc_set_display_timing()
76 | ((mode->flags & DRM_MODE_FLAG_PVSYNC) ? DU_DITR0_VSPOL : 0) in rzg2l_du_crtc_set_display_timing()
77 | ((mode->flags & DRM_MODE_FLAG_PHSYNC) ? DU_DITR0_HSPOL : 0)); in rzg2l_du_crtc_set_display_timing()
79 ditr1 = DU_DITR1_VSA(mode->vsync_end - mode->vsync_start) in rzg2l_du_crtc_set_display_timing()
[all …]
/linux-6.12.1/drivers/gpu/drm/
Ddrm_rect.c2 * Copyright (C) 2011-2013 Intel Corporation
33 * drm_rect_intersect - intersect two rectangles
46 r1->x1 = max(r1->x1, r2->x1); in drm_rect_intersect()
47 r1->y1 = max(r1->y1, r2->y1); in drm_rect_intersect()
48 r1->x2 = min(r1->x2, r2->x2); in drm_rect_intersect()
49 r1->y2 = min(r1->y2, r2->y2); in drm_rect_intersect()
65 tmp = mul_u32_u32(src, dst - *clip); in clip_scaled()
78 * drm_rect_clip_scaled - perform a scaled clip operation
84 * the corresponding amounts, retaining the vertical and horizontal scaling
96 diff = clip->x1 - dst->x1; in drm_rect_clip_scaled()
[all …]
/linux-6.12.1/include/uapi/linux/media/raspberrypi/
Dpisp_be_config.h1 /* SPDX-License-Identifier: GPL-2.0-only WITH Linux-syscall-note */
5 * Copyright (C) 2021 - Raspberry Pi Ltd
97 * struct pisp_be_global_config - PiSP global enable bitmaps
111 * struct pisp_be_input_buffer_config - PiSP Back End input buffer
120 * struct pisp_be_dpc_config - PiSP Back End DPC config
138 * struct pisp_be_geq_config - PiSP Back End GEQ config
150 #define PISP_BE_GEQ_SLOPE ((1 << 10) - 1)
158 * struct pisp_be_tdn_input_buffer_config - PiSP Back End TDN input buffer
167 * struct pisp_be_tdn_config - PiSP Back End TDN config
190 * struct pisp_be_tdn_output_buffer_config - PiSP Back End TDN output buffer
[all …]
/linux-6.12.1/include/drm/
Ddrm_crtc.h3 * Copyright © 2007-2008 Dave Airlie
4 * Copyright © 2007-2008 Intel Corporation
67 * struct drm_crtc_state - mutable CRTC state
138 * Drivers are supposed to set this as-needed from their own atomic
235 * built-in panel), this mode here should match the physical mode on the
280 * Target vertical blank period when a page flip
298 * hardware capabiltiy - lacking support is not treated as failure.
327 * - The event is for a CRTC which is being disabled through this
335 * - For a CRTC which is enabled at the end of the commit (even when it
341 * - Events for disabled CRTCs are not allowed, and drivers can ignore
[all …]
/linux-6.12.1/drivers/gpu/drm/amd/display/dc/dml/dcn314/
Ddcn314_fpu.c1 // SPDX-License-Identifier: MIT
184 struct clk_limit_table *clk_table = &bw_params->clk_table; in dcn314_update_bw_bounding_box_fpu()
194 if (dc->config.use_default_clock_table == false) { in dcn314_update_bw_bounding_box_fpu()
195 dcn3_14_ip.max_num_otg = dc->res_pool->res_cap->num_timing_generator; in dcn314_update_bw_bounding_box_fpu()
196 dcn3_14_ip.max_num_dpp = dc->res_pool->pipe_count; in dcn314_update_bw_bounding_box_fpu()
198 if (bw_params->dram_channel_width_bytes > 0) in dcn314_update_bw_bounding_box_fpu()
199 dcn3_14_soc.dram_channel_width_bytes = bw_params->dram_channel_width_bytes; in dcn314_update_bw_bounding_box_fpu()
201 if (bw_params->num_channels > 0) in dcn314_update_bw_bounding_box_fpu()
202 dcn3_14_soc.num_chans = bw_params->num_channels; in dcn314_update_bw_bounding_box_fpu()
205 ASSERT(clk_table->num_entries); in dcn314_update_bw_bounding_box_fpu()
[all …]
/linux-6.12.1/drivers/gpu/drm/renesas/shmobile/
Dshmob_drm_crtc.c1 // SPDX-License-Identifier: GPL-2.0+
3 * shmob_drm_crtc.c -- SH Mobile DRM CRTCs
11 #include <linux/media-bus-format.h>
43 /* -----------------------------------------------------------------------------
44 * Page Flip
50 struct drm_device *dev = scrtc->base.dev; in shmob_drm_crtc_finish_page_flip()
53 spin_lock_irqsave(&dev->event_lock, flags); in shmob_drm_crtc_finish_page_flip()
54 event = scrtc->event; in shmob_drm_crtc_finish_page_flip()
55 scrtc->event = NULL; in shmob_drm_crtc_finish_page_flip()
57 drm_crtc_send_vblank_event(&scrtc->base, event); in shmob_drm_crtc_finish_page_flip()
[all …]

123456