Home
last modified time | relevance | path

Searched full:emi (Results 1 – 25 of 84) sorted by relevance

1234

/linux-6.12.1/fs/ocfs2/
Dextent_map.c53 struct ocfs2_extent_map_item *emi; in __ocfs2_extent_map_lookup() local
57 list_for_each_entry(emi, &em->em_list, ei_list) { in __ocfs2_extent_map_lookup()
58 range = emi->ei_cpos + emi->ei_clusters; in __ocfs2_extent_map_lookup()
60 if (cpos >= emi->ei_cpos && cpos < range) { in __ocfs2_extent_map_lookup()
61 list_move(&emi->ei_list, &em->em_list); in __ocfs2_extent_map_lookup()
63 *ret_emi = emi; in __ocfs2_extent_map_lookup()
75 struct ocfs2_extent_map_item *emi; in ocfs2_extent_map_lookup() local
79 __ocfs2_extent_map_lookup(&oi->ip_extent_map, cpos, &emi); in ocfs2_extent_map_lookup()
80 if (emi) { in ocfs2_extent_map_lookup()
81 coff = cpos - emi->ei_cpos; in ocfs2_extent_map_lookup()
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/interconnect/
Dmediatek,mt8183-emi.yaml4 $id: http://devicetree.org/schemas/interconnect/mediatek,mt8183-emi.yaml#
7 title: MediaTek External Memory Interface (EMI) Interconnect
13 EMI interconnect providers support system bandwidth requirements through
24 | |->| (EMI) | ---- | ----
41 - mediatek,mt8183-emi
42 - mediatek,mt8195-emi
/linux-6.12.1/drivers/platform/chrome/
Dcros_ec_lpc_mec.h32 /* EMI registers are relative to base */
45 * @base: MEC EMI Base address
46 * @end: MEC EMI End address
60 * cros_ec_lpc_mec_in_range() - Determine if addresses are in MEC EMI range.
71 * cros_ec_lpc_io_bytes_mec - Read / write bytes to MEC EMI port
Dcros_ec_lpc_mec.c16 * This mutex must be held while accessing the EMI unit. We can't rely on the
30 * cros_ec_lpc_mec_lock() - Acquire mutex for EMI
52 * cros_ec_lpc_mec_unlock() - Release mutex for EMI
73 * cros_ec_lpc_mec_emi_write_address() - Initialize EMI at a given address.
86 * cros_ec_lpc_mec_in_range() - Determine if addresses are in MEC EMI range.
112 * cros_ec_lpc_io_bytes_mec() - Read / write bytes to MEC EMI port.
/linux-6.12.1/drivers/clk/mxs/
Dclk-imx23.c31 #define EMI (CLKCTRL + 0x00a0) macro
85 clk32k, dri, pwm, filt, uart, ssp, gpmi, spdif, emi, saif, enumerator
94 cpu, hbus, xbus, emi, uart, enumerator
132 clks[emi_pll] = mxs_clk_div("emi_pll", "ref_emi", EMI, 0, 6, 28); in mx23_clocks_init()
133 clks[emi_xtal] = mxs_clk_div("emi_xtal", "ref_xtal", EMI, 8, 4, 29); in mx23_clocks_init()
148 clks[emi] = mxs_clk_gate("emi", "emi_sel", EMI, 31); in mx23_clocks_init()
Dclk-imx28.c33 #define EMI (CLKCTRL + 0x00f0) macro
140 ssp1, ssp2, ssp3, gpmi, spdif, emi, saif0, saif1, lcdif, etm, enumerator
149 cpu, hbus, xbus, emi, uart, enumerator
199 clks[emi_pll] = mxs_clk_div("emi_pll", "ref_emi", EMI, 0, 6, 28); in mx28_clocks_init()
200 clks[emi_xtal] = mxs_clk_div("emi_xtal", "ref_xtal", EMI, 8, 4, 29); in mx28_clocks_init()
219 clks[emi] = mxs_clk_gate("emi", "emi_sel", EMI, 31); in mx28_clocks_init()
/linux-6.12.1/arch/arm64/boot/dts/freescale/
Dfsl-lx2160a-qds.dts110 mdio@0 { /* Slot #1 (secondary EMI) */
116 mdio@1 { /* Slot #2 (secondary EMI) */
122 mdio@2 { /* Slot #3 (secondary EMI) */
128 mdio@3 { /* Slot #4 (secondary EMI) */
134 mdio@4 { /* Slot #5 (secondary EMI) */
140 mdio@5 { /* Slot #6 (secondary EMI) */
146 mdio@6 { /* Slot #7 (secondary EMI) */
152 mdio@7 { /* Slot #8 (secondary EMI) */
Dfsl-lx2162a-qds.dts120 mdio@0 { /* Slot #1 (secondary EMI) */
126 mdio@1 { /* Slot #2 (secondary EMI) */
132 mdio@2 { /* Slot #3 (secondary EMI) */
138 mdio@3 { /* Slot #4 (secondary EMI) */
144 mdio@4 { /* Slot #5 (secondary EMI) */
150 mdio@5 { /* Slot #6 (secondary EMI) */
156 mdio@6 { /* Slot #7 (secondary EMI) */
162 mdio@7 { /* Slot #8 (secondary EMI) */
/linux-6.12.1/drivers/interconnect/mediatek/
Dmt8183.c16 #include "icc-emi.h"
19 .name = "ddr-emi",
124 { .compatible = "mediatek,mt8183-emi", .data = &mt8183_emi_icc },
131 .name = "emi-icc-mt8183",
142 MODULE_DESCRIPTION("MediaTek MT8183 EMI ICC driver");
Dmt8195.c16 #include "icc-emi.h"
19 .name = "ddr-emi",
209 .name = "hrt-ddr-emi",
320 { .compatible = "mediatek,mt8195-emi", .data = &mt8195_emi_icc },
327 .name = "emi-icc-mt8195",
338 MODULE_DESCRIPTION("MediaTek MT8195 EMI ICC driver");
Dicc-emi.c3 * MediaTek External Memory Interface (EMI) Interconnect driver
18 #include "icc-emi.h"
DMakefile3 obj-$(CONFIG_INTERCONNECT_MTK_DVFSRC_EMI) += icc-emi.o
DKconfig10 tristate "MediaTek DVFSRC EMI interconnect driver"
Dicc-emi.h12 * struct mtk_icc_node - Mediatek EMI Interconnect Node
/linux-6.12.1/drivers/usb/misc/
Demi26.c3 * Emagic EMI 2|6 usb audio interface firmware loader.
19 #define EMI26_PRODUCT_ID 0x0100 /* EMI 2|6 without firmware */
20 #define EMI26B_PRODUCT_ID 0x0102 /* EMI 2|6 without firmware */
104 /* Assert reset (stop the CPU in the EMI) */ in emi26_load_firmware()
126 /* 2. We upload the FPGA firmware into the EMI in emi26_load_firmware()
145 /* Assert reset (stop the CPU in the EMI) */ in emi26_load_firmware()
179 /* Assert reset (stop the CPU in the EMI) */ in emi26_load_firmware()
252 MODULE_DESCRIPTION("Emagic EMI 2|6 firmware loader.");
Demi62.c3 * Emagic EMI 2|6 usb audio interface firmware loader.
29 #define EMI62_PRODUCT_ID 0x0110 /* EMI 6|2m without firmware */
110 /* Assert reset (stop the CPU in the EMI) */ in emi62_load_firmware()
133 /* 2. We upload the FPGA firmware into the EMI in emi62_load_firmware()
152 /* Assert reset (stop the CPU in the EMI) */ in emi62_load_firmware()
186 /* Assert reset (stop the CPU in the EMI) */ in emi62_load_firmware()
265 MODULE_DESCRIPTION("Emagic EMI 6|2m firmware loader.");
DKconfig37 tristate "EMI 6|2m USB Audio interface support"
39 This driver loads firmware to Emagic EMI 6|2m low latency USB
51 tristate "EMI 2|6 USB Audio interface support"
53 This driver loads firmware to Emagic EMI 2|6 low latency USB
/linux-6.12.1/Documentation/devicetree/bindings/arm/mediatek/
Dmediatek,mt7622-wed.yaml36 - description: firmware EMI region
44 - const: wo-emi
101 memory-region-names = "wo-emi", "wo-ilm", "wo-dlm",
/linux-6.12.1/Documentation/devicetree/bindings/iommu/
Dmediatek,iommu.yaml20 EMI (External Memory Interface)
53 access EMI. SMI is a bridge between m4u and the Multimedia HW. It contain
56 directly with EMI. And also SMI help control the power domain and clocks for
/linux-6.12.1/arch/arm/boot/dts/st/
Dspear310-evb.dts52 emi {
54 st,function = "emi";
/linux-6.12.1/sound/soc/sof/mediatek/mt8186/
Dmt8186.h73 #define DSP_C0_EMI_MAP_ADDR 0xA00 /* ADSP Core0 To EMI Address Remap */
74 #define DSP_C0_DMAEMI_MAP_ADDR 0xA08 /* DMA0 To EMI Address Remap */
/linux-6.12.1/Documentation/devicetree/bindings/memory-controllers/
Dmediatek,smi-common.yaml25 SMI generation 1 to transform the smi clock into emi clock domain, but that is
69 into the emi clock domain on Gen1 h/w, or the path0 clock of gals.
/linux-6.12.1/Documentation/devicetree/bindings/pinctrl/
Dpinctrl_spear.txt134 "emi", "uart1", "uart2", "uart3", "uart4", "uart5", "fsmc", "rs485_0",
138 "clcd", "emi", "fsmc", "spp", "sdhci", "i2s", "uart1", "uart1_modem",
/linux-6.12.1/arch/arm/mach-imx/
Dmx3x.h29 * FC320000 B8000000 64K NAND, SDRAM, WEIM, M3IF, EMI controllers
127 * NAND, SDRAM, WEIM, M3IF, EMI controllers
/linux-6.12.1/Documentation/devicetree/bindings/clock/
Dimx23-clock.yaml55 emi 36

1234