Searched full:ddr52 (Results 1 – 21 of 21) sorted by relevance
| /linux-6.12.1/Documentation/devicetree/bindings/mmc/ |
| D | sdhci-am654.yaml | 109 ti,otap-del-sel-ddr52:
110 description: Output tap delay for eMMC DDR52 timing
167 ti,itap-del-sel-ddr52:
168 description: Input tap delay for MMC DDR52 timing
234 ti,otap-del-sel-ddr52 = <0x5>;
239 ti,itap-del-sel-ddr52 = <0x3>;
|
| D | sprd,sdhci-r11.yaml | 53 "^sprd,phy-delay-(legacy|mmc-(ddr52|highspeed|hs[24]00|hs400es)|sd-(highspeed|uhs-sdr(50|104)))$":
107 sprd,phy-delay-mmc-ddr52 = <0x3f 0x75 0x14 0x14>;
|
| D | mmc-controller.yaml | 348 "^clk-phase-(legacy|sd-hs|mmc-(hs|hs[24]00|ddr52)|uhs-(sdr(12|25|50|104)|ddr50))$":
|
| /linux-6.12.1/drivers/mmc/host/ |
| D | dw_mmc-k3.c | 85 {0}, /* 8: DDR52 */
97 {0}, /* 8: DDR52 */
|
| D | sdhci-acpi.c | 499 * switching from HS400->DDR52->HS->HS200->HS400. So the driver mismatch in amd_select_drive_strength()
500 * happens while in DDR52 and HS modes. This has not been observed to in amd_select_drive_strength()
532 * HS400->DDR52->HS->HS200->Perform Tuning->HS->HS400
|
| D | sdhci_am654.c | 132 [MMC_TIMING_MMC_DDR52] = {"ti,otap-del-sel-ddr52",
133 "ti,itap-del-sel-ddr52",
|
| D | dw_mmc-rockchip.c | 191 * DDR52 8-bit mode. in dw_mci_rk3288_set_ios()
|
| D | sdhci-sprd.c | 110 { "sprd,phy-delay-mmc-ddr52", MMC_TIMING_MMC_DDR52, },
|
| D | sunxi-mmc.c | 783 * We currently only support the standard MMC DDR52 mode. in sunxi_mmc_clk_set_rate()
|
| D | sdhci-of-arasan.c | 1322 "clk-phase-mmc-ddr52"); in arasan_dt_parse_clk_phases()
|
| /linux-6.12.1/arch/arm64/boot/dts/sprd/ |
| D | whale2.dtsi | 153 sprd,phy-delay-mmc-ddr52 = <0x3f 0x75 0x14 0x14>;
|
| /linux-6.12.1/drivers/mmc/core/ |
| D | debugfs.c | 148 str = "mmc DDR52"; in mmc_ios_show()
|
| D | host.c | 254 mmc_of_parse_timing_phase(dev, "clk-phase-mmc-ddr52", in mmc_of_parse_clk_phase()
|
| /linux-6.12.1/arch/arm64/boot/dts/ti/ |
| D | k3-am62p-j722s-common-main.dtsi | 578 ti,otap-del-sel-ddr52 = <0x6>;
583 ti,itap-del-sel-ddr52 = <0x3>;
|
| D | k3-am65-main.dtsi | 450 ti,otap-del-sel-ddr52 = <0x5>;
452 ti,itap-del-sel-ddr52 = <0x0>;
|
| D | k3-am64-main.dtsi | 638 ti,otap-del-sel-ddr52 = <0x6>;
642 ti,itap-del-sel-ddr52 = <0x3>;
|
| D | k3-j7200-main.dtsi | 641 ti,otap-del-sel-ddr52 = <0x6>;
646 ti,itap-del-sel-ddr52 = <0x3>;
|
| D | k3-am62-main.dtsi | 564 ti,otap-del-sel-ddr52 = <0x5>;
|
| D | k3-j721e-main.dtsi | 1599 ti,otap-del-sel-ddr52 = <0x5>;
1604 ti,itap-del-sel-ddr52 = <0x3>;
|
| D | k3-j721s2-main.dtsi | 730 ti,otap-del-sel-ddr52 = <0x6>;
|
| D | k3-j784s4-main.dtsi | 1013 ti,otap-del-sel-ddr52 = <0x6>;
|