Home
last modified time | relevance | path

Searched full:counting (Results 1 – 25 of 862) sorted by relevance

12345678910>>...35

/linux-6.12.1/tools/lib/perf/Documentation/
Dlibperf-counting.txt1 libperf-counting(7)
6 libperf-counting - counting interface
10 The counting interface provides API to measure and get count for specific perf events.
12 The following test tries to explain count on `counting.c` example.
14 It is by no means complete guide to counting, but shows libperf basic API for counting.
16 The `counting.c` comes with libperf package and can be compiled and run like:
20 $ gcc -o counting counting.c -lperf
21 $ sudo ./counting
29 The `counting.c` example monitors two events on the current process and displays
158 From this moment events are counting and we can do our workload.
/linux-6.12.1/tools/perf/pmu-events/arch/x86/broadwell/
Dfrontend.json42 … number of instruction cache, streaming buffer and victim cache misses. Counting includes UC acces…
52 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
62 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
72 …s were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
82 …ps were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
92 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
101 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
119 …of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
129 …e being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
138 …of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/x86/broadwellx/
Dfrontend.json42 … number of instruction cache, streaming buffer and victim cache misses. Counting includes UC acces…
52 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
62 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
72 …s were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
82 …ps were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
92 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
101 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
119 …of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
129 …e being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
138 …of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
[all …]
/linux-6.12.1/tools/perf/pmu-events/arch/x86/broadwellde/
Dfrontend.json42 … number of instruction cache, streaming buffer and victim cache misses. Counting includes UC acces…
52 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
62 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
72 …s were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
82 …ps were delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
92 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
101 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
119 …of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
129 …e being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
138 …of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
[all …]
/linux-6.12.1/Documentation/ABI/testing/
Dsysfs-bus-iio-timer-stm3299 When counting up the counter starts from 0 and fires an
101 When counting down the counter start from preset value
115 counting direction is set by in_count0_count_direction
122 Counting is enabled when connected trigger signal
123 level is high else counting is disabled.
126 Counting is enabled on rising edge of the connected
141 counting direction is set by in_count0_count_direction
Dsysfs-bus-counter13 Selects the external clock pin for phase counting mode of
66 Counting is continuous in either direction.
73 count = ceiling when counting up, and at count = floor
74 when counting down. At either of these limits, the
75 counting is resumed only when the count direction is
88 counting up, while the counter is set to the Count Y
89 ceiling value at count = floor when counting down; the
137 then go high again. The counting sequence is "triggered"
141 The output signal is initially high. Counting is started
167 their counting. For example, quadrature encoding counters can
/linux-6.12.1/Documentation/devicetree/bindings/timer/
Drenesas,rz-mtu3.yaml36 - Phase counting mode can be specified independently
37 - 32-bit phase counting mode can be specified for interlocked operation
57 - 32-bit phase counting mode specifiable by combining MTU1 and MTU2 and
75 There are two phase counting modes. 16-bit phase counting mode in which
77 counting mode in which MTU1 and MTU2 are cascaded.
79 In phase counting mode, the phase difference between two external input
83 count0 - MTU1 16-bit phase counting
84 count1 - MTU2 16-bit phase counting
85 count2 - MTU1+ MTU2 32-bit phase counting
/linux-6.12.1/include/asm-generic/bitops/
Dinstrumented-non-atomic.h19 * @addr: the address to start counting from
35 * @addr: the address to start counting from
51 * @addr: the address to start counting from
136 * @addr: Address to start counting from
148 * @addr: Address to start counting from
Dgeneric-non-atomic.h21 * @addr: the address to start counting from
48 * @addr: the address to start counting from
118 * @addr: Address to start counting from
134 * @addr: Address to start counting from
158 * @addr: Address to start counting from
Dinstrumented-atomic.h19 * @addr: the address to start counting from
35 * @addr: Address to start counting from
48 * @addr: Address to start counting from
/linux-6.12.1/tools/perf/Documentation/
Dperf-list.txt62 u - user-space counting
63 k - kernel counting
64 h - hypervisor counting
65 I - non idle counting
66 G - guest counting (in KVM guests)
67 H - host counting (not in KVM guests)
104 perf record -a -e cpu-cycles:p ... # use ibs op counting cycles
106 perf record -a -e r0C1:p ... # use ibs op counting micro-ops
/linux-6.12.1/tools/perf/pmu-events/arch/x86/silvermont/
Dvirtual-memory.json36 …age walk implies a TLB miss, the number of TLB misses can be counted by counting the number of pag…
55 …age walk implies a TLB miss, the number of TLB misses can be counted by counting the number of pag…
65 …age walk implies a TLB miss, the number of TLB misses can be counted by counting the number of pag…
/linux-6.12.1/arch/arm64/kvm/
Dpmu.c96 * Modify ARMv8 PMU events to include EL0 counting
111 * Modify ARMv8 PMU events to exclude EL0 counting
126 * On VHE ensure that only guest events have EL0 counting enabled.
150 * On VHE ensure that only host events have EL0 counting enabled
/linux-6.12.1/arch/s390/kernel/
Dperf_pai_ext.c102 * counting and sampling events.
104 * sampling and counting on that cpu is zero.
109 /* Free all memory allocated for event counting/sampling setup */
150 /* Used to avoid races in checking concurrent access of counting and
154 * allowed and when this event is running, no counting event is allowed.
155 * Several counting events are allowed in parallel, but no sampling event
156 * is allowed while one (or more) counting events are running.
187 * Only the first counting event has to allocate the area. in paiext_alloc_cpu()
369 if (!event->attr.sample_period) { /* Counting */ in paiext_start()
409 if (!event->attr.sample_period) { /* Counting */ in paiext_stop()
/linux-6.12.1/tools/perf/pmu-events/arch/x86/skylakex/
Dfrontend.json323 …ruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. Counting includes uops tha…
333 …ruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. Counting includes uops tha…
343 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
372 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
382 …e being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
391 …of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
401 …truction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops tha…
411 …truction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops tha…
420 …truction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops tha…
449 …uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover ca…
/linux-6.12.1/tools/perf/pmu-events/arch/x86/skylake/
Dfrontend.json323 …ruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. Counting includes uops tha…
333 …ruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. Counting includes uops tha…
343 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
372 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
382 …e being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
391 …of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
401 …truction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops tha…
411 …truction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops tha…
420 …truction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops tha…
449 …uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover ca…
/linux-6.12.1/tools/perf/pmu-events/arch/x86/cascadelakex/
Dfrontend.json323 …ruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. Counting includes uops tha…
333 …ruction Decode Queue (IDQ) from the MITE (legacy decode pipeline) path. Counting includes uops tha…
343 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
372 …nstruction Decode Queue (IDQ) from the Decode Stream Buffer (DSB) path. Counting includes uops tha…
382 …e being delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
391 …of uops delivered to Instruction Decode Queue (IDQ) from the MITE path. Counting includes uops tha…
401 …truction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops tha…
411 …truction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops tha…
420 …truction Decode Queue (IDQ) while the Microcode Sequencer (MS) is busy. Counting includes uops tha…
449 …uops to Resource Allocation Table (RAT) (where x belongs to {0,1,2,3}). Counting does not cover ca…
/linux-6.12.1/tools/include/asm-generic/bitops/
Dnon-atomic.h10 * @addr: the address to start counting from
37 * @addr: the address to start counting from
107 * @addr: Address to start counting from
/linux-6.12.1/arch/x86/include/asm/
Dsync_bitops.h24 * @addr: the address to start counting from
43 * @addr: Address to start counting from
61 * @addr: Address to start counting from
/linux-6.12.1/drivers/comedi/drivers/
Dcomedi_8254.c51 * In addition I8254_BCD and I8254_BINARY specify the counting mode:
52 * I8254_BCD BCD counting
53 * I8254_BINARY Binary counting
59 * for binary counting and 10^4 for BCD counting.
63 * for binary counting or 9999 for BCD counting, and continues counting.
65 * count and continues counting from there.
/linux-6.12.1/Documentation/admin-guide/perf/
Dalibaba_pmu.rst53 By counting the READ, WRITE and RMW commands sent to the DDRC through the HIF
54 interface, we could calculate the bandwidth. Example usage of counting memory
91 Example usage of counting all memory read/write bandwidth by metric::
/linux-6.12.1/arch/mips/lib/
Dbitops.c19 * @addr: the address to start counting from
40 * @addr: Address to start counting from
61 * @addr: Address to start counting from
/linux-6.12.1/arch/riscv/include/asm/
Dbitops.h264 * @addr: the address to start counting from
281 * @addr: Address to start counting from
295 * @addr: Address to start counting from
323 * @addr: the address to start counting from
336 * @addr: the address to start counting from
/linux-6.12.1/tools/perf/
Ddesign.txt152 Counters come in two flavours: counting counters and sampling
153 counters. A "counting" counter is one that is used for counting the
225 way to request that counting of events be restricted to times when the
229 to request counting of events restricted to guest and host contexts when
433 non-leader stops that counter from counting but doesn't affect any
/linux-6.12.1/include/linux/sched/
Dloadavg.h7 * counting. Some notes:
11 * precision, or rounding will get you. With 2-second counting freq,

12345678910>>...35