Searched full:channel1 (Results 1 – 25 of 49) sorted by relevance
12
/linux-6.12.1/Documentation/devicetree/bindings/gpio/ |
D | xlnx,gpio-xilinx.yaml | 52 description: This option sets this GPIO channel1 bits in input mode. 60 description: This option sets this GPIO channel1 bits in output mode. 69 channel1. 80 description: The value defines the bit width of the GPIO channel1. 110 of each bit of GPIO channel1.
|
/linux-6.12.1/Documentation/devicetree/bindings/display/bridge/ |
D | fsl,imx8qxp-ldb.yaml | 24 have to be different. Channel0 outputs odd pixels and channel1 outputs 30 data. In split mode, channel0 outputs odd pixels and channel1 outputs even
|
/linux-6.12.1/Documentation/devicetree/bindings/net/can/ |
D | renesas,rcar-canfd.yaml | 106 - channel1 212 channel1 {
|
/linux-6.12.1/drivers/mfd/ |
D | mxs-lradc.c | 58 DEFINE_RES_IRQ_NAMED(MX23_LRADC_CH1_IRQ, "mxs-lradc-channel1"), 77 DEFINE_RES_IRQ_NAMED(MX28_LRADC_CH1_IRQ, "mxs-lradc-channel1"),
|
/linux-6.12.1/arch/arm64/boot/dts/renesas/ |
D | white-hawk-common.dtsi | 36 channel1 {
|
D | r8a779a0-falcon.dts | 53 channel1 {
|
D | rz-smarc-common.dtsi | 90 channel1 {
|
D | r8a779h0-gray-hawk-single.dts | 198 channel1 {
|
/linux-6.12.1/Documentation/devicetree/bindings/phy/ |
D | fsl,imx8qm-lvds-phy.yaml | 37 Index 0 is for LVDS channel0 and index 1 is for LVDS channel1.
|
/linux-6.12.1/drivers/edac/ |
D | pnd2_edac.c | 672 bool channel1; in sys2pmi() local 676 channel1 = mot_hit ? ((bool)((addr >> mot_intlv_bit) & 1)) : in sys2pmi() 678 *pmiidx |= (u32)channel1; in sys2pmi() 704 bool channel1; in sys2pmi() local 711 channel1 = (addr >> mot_intlv_bit) & 1; in sys2pmi() 714 channel1 = hash_by_mask(contig_addr, chan_hash_mask); in sys2pmi() 717 *pmiidx |= (u32)channel1; in sys2pmi()
|
/linux-6.12.1/Documentation/devicetree/bindings/memory-controllers/ddr/ |
D | jedec,lpddr-channel.yaml | 125 lpddr-channel1 {
|
/linux-6.12.1/tools/virtio/virtio-trace/ |
D | README | 65 id=channel1,name=trace-path-cpu0\
|
/linux-6.12.1/drivers/gpu/drm/bridge/imx/ |
D | imx8qm-ldb.c | 239 "failed to power on channel1 PHY: %d\n", in imx8qm_ldb_bridge_atomic_enable() 274 "failed to power off channel1 PHY: %d\n", in imx8qm_ldb_bridge_atomic_disable()
|
D | imx8qxp-ldb.c | 509 * transmits odd pixels and channel1 transmits even pixels. in imx8qxp_ldb_parse_dt_companion()
|
/linux-6.12.1/sound/soc/codecs/ |
D | adau1373.c | 669 SOC_DAPM_SINGLE("DSP Channel1 Switch", _reg, 0, 1, 0), \ 761 SOC_MIXER_ARRAY("DSP Channel1 Mixer", SND_SOC_NOPM, 0, 0, 862 { _sink, "DSP Channel1 Switch", "DSP Channel1 Mixer" }, \ 908 DSP_CHANNEL_MIXER_ROUTES("DSP Channel1 Mixer"),
|
D | da7218.c | 745 SOC_SINGLE("AGS Channel1 Switch", DA7218_AGS_ENABLE, 783 SOC_DOUBLE_EXT("ALC Channel1 Switch", DA7218_ALC_CTRL1, 805 SOC_DOUBLE_EXT("Mic Level Detect Channel1 Switch", DA7218_LVL_DET_CTRL,
|
/linux-6.12.1/arch/arm/mach-spear/ |
D | time.c | 33 #define CLKSRC 1 /* gpt0, channel1 as clocksource */
|
/linux-6.12.1/drivers/media/platform/ti/davinci/ |
D | vpif.h | 271 /* inline function to enable/disable channel1 */ 302 /* inline function to enable interrupt for channel1 */
|
D | vpif.c | 261 /* Channel1 */
|
/linux-6.12.1/Documentation/iio/ |
D | iio_devbuf.rst | 127 - channel1: index: 1, type: be:u32/32>>0
|
/linux-6.12.1/drivers/iio/adc/ |
D | mxs-lradc-adc.c | 44 "mxs-lradc-channel1", 55 "mxs-lradc-channel1",
|
/linux-6.12.1/arch/arm/boot/dts/marvell/ |
D | dove.dtsi | 333 channel1 { 353 channel1 {
|
/linux-6.12.1/include/sound/ |
D | ak4117.h | 77 #define AK4117_CS12 (1<<5) /* channel status select, 0 = channel1, 1 = channel2 */
|
/linux-6.12.1/drivers/gpu/drm/kmb/ |
D | kmb_dsi.c | 529 * REG_VSYNC_WIDTH0: [15:0]-VSA for channel0, [31:16]-VSA for channel1 in mipi_tx_fg_cfg_regs() 635 * REG_MC_FIFO_CHAN_ALLOC0: [8:0]-channel0, [24:16]-channel1 in mipi_tx_multichannel_fifo_cfg()
|
/linux-6.12.1/drivers/gpu/drm/msm/registers/display/ |
D | mdp4.xml | 464 <bitfield name="CHANNEL1" pos="7" type="boolean"/>
|
12