Home
last modified time | relevance | path

Searched full:adjustable (Results 1 – 25 of 68) sorted by relevance

123

/linux-6.12.1/drivers/gpu/drm/i915/
DKconfig.profile49 This is adjustable via
64 This is adjustable via
83 This is adjustable via
102 This is adjustable via
120 This is adjustable via
136 This is adjustable via
/linux-6.12.1/drivers/clk/zynqmp/
Ddivider.c7 * Adjustable divider clock implementation
16 * DOC: basic adjustable divider clock that cannot gate
21 * rate - rate is adjustable. clk->rate = ceiling(parent->rate / divisor)
32 * struct zynqmp_clk_divider - adjustable divider clock
Dclk-mux-zynqmp.c13 * DOC: basic adjustable multiplexer clock that cannot gate
19 * parent - parent is adjustable through clk_set_parent
/linux-6.12.1/include/linux/
Dclk-provider.h378 * @fixed_rate: non-adjustable clock rate
391 * @fixed_rate: non-adjustable clock rate
403 * @fixed_rate: non-adjustable clock rate
417 * @fixed_rate: non-adjustable clock rate
430 * @fixed_rate: non-adjustable clock rate
444 * @fixed_rate: non-adjustable clock rate
445 * @fixed_accuracy: non-adjustable clock accuracy
460 * @fixed_rate: non-adjustable clock rate
461 * @fixed_accuracy: non-adjustable clock accuracy
475 * @fixed_rate: non-adjustable clock rate
[all …]
/linux-6.12.1/drivers/clk/sunxi/
Dclk-factors.c5 * Adjustable factor-based clock implementation
19 * DOC: basic adjustable factor-based clock
24 * rate - rate is adjustable.
/linux-6.12.1/Documentation/devicetree/bindings/clock/ti/
Ddivider.txt4 register-mapped adjustable clock rate divider that does not gate and has
57 - reg : offset for register controlling adjustable divider
Dcomposite.txt9 an adjustable clock rate divider, this behaves exactly as [3]
Dmux.txt40 - reg : register offset for register controlling adjustable mux
/linux-6.12.1/Documentation/devicetree/bindings/regulator/
Drichtek,rtq2208.yaml82 the range of the regulator's adjustable mode.
196 /* Adjustable LDO VOUT */
/linux-6.12.1/drivers/video/backlight/
DKconfig249 If you have a LCD backlight adjustable by PWM, say Y to enable
458 If you have a LCD backlight adjustable by GPIO, say Y to enable
490 If you have a LCD backlight adjustable by LED class driver, say Y
/linux-6.12.1/Documentation/devicetree/bindings/sound/
Drealtek,rt1015.yaml22 this vlaue is adjustable depending on platform.
/linux-6.12.1/drivers/net/wireless/marvell/mwifiex/
Dioctl.h398 #define MWIFIEX_MEF_MAX_BYTESEQ 6 /* non-adjustable */
446 #define MWIFIEX_COALESCE_MAX_BYTESEQ 4 /* non-adjustable */
/linux-6.12.1/drivers/clk/
Dclk-mux.c18 * DOC: basic adjustable multiplexer clock that cannot gate
24 * parent - parent is adjustable through clk_set_parent
Dclk-divider.c7 * Adjustable divider clock implementation
20 * DOC: basic adjustable divider clock that cannot gate
25 * rate - rate is adjustable. clk->rate = ceiling(parent->rate / divisor)
/linux-6.12.1/Documentation/devicetree/bindings/iio/adc/
Drichtek,rtq6056.yaml20 adjustable conversion time, and averaging function are also built in for
/linux-6.12.1/drivers/clk/at91/
Dclk-audio-pll.c16 * rate - rate is adjustable.
22 * rate - rate is adjustable.
28 * rate - rate is adjustable.
/linux-6.12.1/Documentation/devicetree/bindings/clock/
Dalphascale,acc.txt20 _SYS_ - adjustable clock source. Not all peripheral have _SYS_ clock provider.
/linux-6.12.1/Documentation/virt/
Dguest-halt-polling.rst24 Each vcpu has an adjustable guest_halt_poll_ns
/linux-6.12.1/Documentation/input/
Dff.rst89 - FF_GAIN gain is adjustable
90 - FF_AUTOCENTER autocenter is adjustable
/linux-6.12.1/Documentation/hwmon/
Dadt7462.rst29 temperature sensors. Each PWM output is individually adjustable and
Dadt7470.rst29 temperature sensors. Each PWM output is individually adjustable and
/linux-6.12.1/drivers/interconnect/imx/
Dimx.h55 * struct imx_icc_node_adj - Describe a dynamic adjustable node
/linux-6.12.1/drivers/scsi/
D53c700.h200 __u32 dmode_extra; /* adjustable bus settings */
201 __u32 dcntl_extra; /* adjustable bus settings */
202 __u32 ctest7_extra; /* adjustable bus settings */
/linux-6.12.1/drivers/clk/sprd/
Dpll.h40 * struct sprd_pll - definition of adjustable pll clock
/linux-6.12.1/Documentation/devicetree/bindings/phy/
Dmicrochip,sparx5-serdes.yaml22 * Adjustable tx de-emphasis (FFE)

123