/linux-6.12.1/Documentation/filesystems/ |
D | qnx6.rst | 56 data and the addressing levels in that specific tree. 60 Level 1 adds an additional indirect addressing level where each indirect 61 addressing block holds up to blocksize / 4 bytes pointers to data blocks. 62 Level 2 adds an additional indirect addressing block level (so, already up 66 indirect addressing blocks or inodes. 97 For more than 16 blocks an indirect addressing in form of another tree is 143 Long filenames are stored in a separate addressing tree. The staring point 165 smaller than addressing space in the bitmap. 183 Bitmap blocks, Inode blocks and indirect addressing blocks for those two
|
/linux-6.12.1/arch/m68k/math-emu/ |
D | fp_decode.h | 59 * addressing mode (e.g. pc relative modes as destination), as long 60 * as it only means a new addressing mode, which should not appear 112 | extract the addressing mode 128 | extract the register for the addressing mode 214 | addressing mode: data register direct 220 | addressing mode: address register indirect 244 | addressing mode: address register indirect with postincrement 263 | addressing mode: address register indirect with predecrement 289 | addressing mode: address register/programm counter indirect 331 | all other indirect addressing modes will finally end up here [all …]
|
D | fp_scan.S | 133 | decode addressing mode for source 141 | addressing mode: data register direct 171 | addressing mode: address register indirect 176 | addressing mode: address register indirect with postincrement 181 | addressing mode: address register indirect with predecrement 186 | addressing mode: address register/programm counter indirect 192 | all other indirect addressing modes will finally end up here 197 | all pc relative addressing modes and immediate/absolute modes end up here 211 | addressing mode: absolute short 216 | addressing mode: absolute long [all …]
|
D | fp_move.S | 64 | encode addressing mode for dest 72 | addressing mode: data register direct 135 | addressing mode: address register indirect 140 | addressing mode: address register indirect with postincrement 145 | addressing mode: address register indirect with predecrement 150 | addressing mode: address register indirect with 16bit displacement
|
/linux-6.12.1/Documentation/networking/ |
D | iso15765-2.rst | 26 Addressing section in Overview 29 In its simplest form, ISO-TP is based on two kinds of addressing modes for the 32 * physical addressing is implemented by two node-specific addresses and is used 35 * functional addressing is implemented by one node-specific address and is used 38 Three different addressing formats can be employed: 55 is generating and the optional extended addressing. In the first case, the data 163 additional address component. This enables the "mixed" addressing format if 164 used alone, or the "extended" addressing format if used in conjunction with 191 as extended addressing byte on the reception path. If used in conjunction 193 addressing format. [all …]
|
D | j1939.rst | 11 sophisticated addressing scheme and extends the maximum packet size above 8 32 addressing and transport methods used by J1939. 34 * **Addressing:** when a process on an ECU communicates via J1939, it should 42 * **Dynamic addressing:** Address Claiming in J1939 is time critical. 46 results in a consistent J1939 bus with proper addressing. 132 Addressing section in J1939 concepts 135 Both static and dynamic addressing methods can be used. 141 For dynamic addressing, so-called Address Claiming, extra support is foreseen 341 Dynamic Addressing 423 Static Addressing
|
/linux-6.12.1/arch/s390/kvm/ |
D | gaccess.h | 56 * rules of the addressing mode defined by bits 31 and 32 of the given PSW 57 * (extendended/basic addressing mode). 59 * Depending on the addressing mode, the upper 40 bits (24 bit addressing 60 * mode), 33 bits (31 bit addressing mode) or no bits (64 bit addressing 79 * applying the rules of the vcpu's addressing mode defined by PSW bits 31 80 * and 32 (extendended/basic addressing mode). 82 * Depending on the vcpu's addressing mode the upper 40 bits (24 bit addressing 83 * mode), 33 bits (31 bit addressing mode) or no bits (64 bit addressing mode) 227 * The addressing mode of the PSW is also inspected, so that address wrap 228 * around is taken into account for 24-, 31- and 64-bit addressing mode,
|
/linux-6.12.1/Documentation/scsi/ |
D | aha152x.rst | 126 The BIOS uses a cylinder/head/sector addressing scheme (C/H/S) 128 C/H/S addressing. 131 as base for requests in C/H/S addressing. SCSI only knows about the 135 geometry just to be able to support that addressing scheme. The geometry 141 instead of C/H/S addressing. Unfortunately C/H/S addressing is also used 145 Moreover there are certain limitations to the C/H/S addressing scheme,
|
/linux-6.12.1/tools/perf/pmu-events/arch/arm64/fujitsu/a64fx/ |
D | instruction.json | 120 …is event counts architecturally executed operations that uses 'pre-index' as its addressing mode.", 123 …his event counts architecturally executed operations that uses 'pre-index' as its addressing mode." 126 …s event counts architecturally executed operations that uses 'post-index' as its addressing mode.", 129 …is event counts architecturally executed operations that uses 'post-index' as its addressing mode."
|
/linux-6.12.1/Documentation/driver-api/serial/ |
D | serial-rs485.rst | 107 5. Multipoint Addressing 110 The Linux kernel provides addressing mode for multipoint RS-485 serial 111 communications line. The addressing mode is enabled with 117 - ``SER_RS485_ADDRB``: Enabled addressing mode (sets also ADDRB in termios). 130 Note: not all devices supporting RS485 support multipoint addressing.
|
/linux-6.12.1/Documentation/arch/x86/x86_64/ |
D | fsgs.rst | 7 memory can use segment register based addressing mode. The following 38 applications. GCC and Clang support GS based addressing via address space 85 more flexible usage of the FS/GS addressing modes in user space 141 Compiler support for FS/GS based addressing 144 GCC version 6 and newer provide support for FS/GS based addressing via 189 FS/GS based addressing with inline assembly 193 be used for FS/GS based addressing mode::
|
/linux-6.12.1/arch/m68k/include/asm/ |
D | mcfdma.h | 84 #define MCFDMA_DMR_DSTM 0x00002000L /* Destination addressing mask */ 85 #define MCFDMA_DMR_DSTM_SA 0x00000000L /* Destination uses static addressing */ 86 #define MCFDMA_DMR_DSTM_IA 0x00002000L /* Destination uses incremental addressing */ 96 #define MCFDMA_DMR_SRCM 0x00000020L /* Source addressing mask */ 97 #define MCFDMA_DMR_SRCM_SA 0x00000000L /* Source uses static addressing */ 98 #define MCFDMA_DMR_SRCM_IA 0x00000020L /* Source uses incremental addressing */
|
/linux-6.12.1/arch/sh/mm/ |
D | Kconfig | 78 # Physical addressing modes 89 bool "Support 32-bit physical addressing through PMB" 94 If you say Y here, physical addressing will be extended to 96 29-bit physical addressing will be used.
|
/linux-6.12.1/include/uapi/linux/can/ |
D | isotp.h | 78 __u8 ext_address; /* set address for extended addressing */ 87 __u8 rx_ext_address; /* set address for extended addressing */ 128 #define CAN_ISOTP_EXTEND_ADDR 0x0002 /* enable extended addressing */ 136 #define CAN_ISOTP_RX_EXT_ADDR 0x0200 /* different rx extended addressing */ 138 #define CAN_ISOTP_SF_BROADCAST 0x0800 /* 1-to-N functional addressing */
|
/linux-6.12.1/drivers/scsi/sym53c8xx_2/ |
D | sym53c8xx.h | 32 * DMA addressing mode. 34 * 0 : 32 bit addressing for all chips. 35 * 1 : 40 bit addressing when supported by chip. 36 * 2 : 64 bit addressing when supported by chip,
|
/linux-6.12.1/drivers/media/dvb-frontends/drx39xyj/ |
D | drx_dap_fasi.h | 37 * Fast access, because of short addressing format (16 instead of 32 bits addr) 64 * Comments about short/long addressing format: 98 #error At least one of short- or long-addressing format must be allowed. 135 * in combination with short and long addressing format. All text below 136 * assumes long addressing format. The table also includes information 137 * for short ADDRessing format.
|
/linux-6.12.1/drivers/staging/fbtft/ |
D | fb_ssd1305.c | 72 /* Set Memory Addressing Mode */ in init_display() 74 /* Vertical addressing mode */ in init_display() 124 /* Set Lower Column Start Address for Page Addressing Mode */ in set_addr_win() 126 /* Set Higher Column Start Address for Page Addressing Mode */ in set_addr_win()
|
D | fb_ssd1306.c | 73 /* Set Memory Addressing Mode */ in init_display() 75 /* Vertical addressing mode */ in init_display() 138 /* Set Lower Column Start Address for Page Addressing Mode */ in set_addr_win() 140 /* Set Higher Column Start Address for Page Addressing Mode */ in set_addr_win()
|
/linux-6.12.1/arch/arm/boot/dts/ti/omap/ |
D | omap4-cpu-thermal.dtsi | 16 * See 44xx files for single sensor addressing, omap5 and dra7 need 17 * also sensor ID for addressing.
|
/linux-6.12.1/drivers/net/wireless/broadcom/brcm80211/brcmsmac/ |
D | dma.h | 29 * support two DMA engines: 32 bits address or 64 bit addressing 34 /* 32 bits addressing */ 43 /* 64 bits addressing */
|
/linux-6.12.1/include/drm/ |
D | drm_vma_manager.h | 156 * drm_vma_node_start() - Return start address for page-based addressing 161 * this can only be used for page-based addressing. If you need a proper offset 166 * Start address of @node for page-based addressing. 0 if the node does not 200 * Offset of @node for byte-based addressing. 0 if the node does not have an
|
/linux-6.12.1/include/uapi/linux/ |
D | serial.h | 116 * @addr_recv: Receive filter for RS485 addressing mode 118 * @addr_dest: Destination address for RS485 addressing mode 138 * * %SER_RS485_ADDRB - Enable RS485 addressing mode.
|
/linux-6.12.1/fs/bcachefs/ |
D | eytzinger.c | 36 * Exchange the two objects in memory. This exploits base+index addressing, 60 * addressing, which basically all CPUs have, to minimize loop overhead 64 * one requires base+index+4 addressing which x86 has but most other 77 /* Use two 32-bit transfers to avoid base+index+4 addressing */ in swap_words_64()
|
/linux-6.12.1/Documentation/core-api/ |
D | dma-api-howto.rst | 149 DMA addressing capabilities 153 addressing. For a 64-bit capable device, this needs to be increased, and for 157 64-bit addressing (DAC) for all transactions. And at least one platform (SGI 162 your devices DMA addressing capabilities. 206 The 24-bit addressing device would do something like this:: 213 The standard 64-bit addressing device would do something like this:: 233 If the device only supports 32-bit addressing for descriptors in the 251 dev_warn(dev, "mydev: 24-bit DMA addressing not available\n"); 263 DMA addressing limitations, you may wish to probe each mask and 294 and thus retaining the 16MB DMA addressing limitations of ISA.
|
/linux-6.12.1/arch/arm/include/asm/ |
D | domain.h | 27 * addressing. In such cases, we want to map system memory with 30 * 36-bit addressing and supersections are only available on
|