Home
last modified time | relevance | path

Searched full:tegra20_clk_pll_p_out3 (Results 1 – 4 of 4) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/soc/tegra/
Dnvidia,nvec.yaml80 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
/linux-6.12.1/include/dt-bindings/clock/
Dtegra20-car.h147 #define TEGRA20_CLK_PLL_P_OUT3 124 macro
/linux-6.12.1/arch/arm/boot/dts/nvidia/
Dtegra20.dtsi547 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
577 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
593 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
609 <&tegra_car TEGRA20_CLK_PLL_P_OUT3>;
/linux-6.12.1/drivers/clk/tegra/
Dclk-tegra20.c425 { .con_id = "pll_p_out3", .dt_id = TEGRA20_CLK_PLL_P_OUT3 },
547 [tegra_clk_pll_p_out3] = { .dt_id = TEGRA20_CLK_PLL_P_OUT3, .present = true },
1016 { TEGRA20_CLK_PLL_P_OUT3, TEGRA20_CLK_CLK_MAX, 72000000, 1 },