/linux-6.12.1/Documentation/devicetree/bindings/interconnect/ |
D | qcom,sm8550-rpmh.yaml | 4 $id: http://devicetree.org/schemas/interconnect/qcom,sm8550-rpmh.yaml# 7 title: Qualcomm RPMh Network-On-Chip Interconnect on SM8550 21 See also:: include/dt-bindings/interconnect/qcom,sm8550-rpmh.h 26 - qcom,sm8550-aggre1-noc 27 - qcom,sm8550-aggre2-noc 28 - qcom,sm8550-clk-virt 29 - qcom,sm8550-cnoc-main 30 - qcom,sm8550-config-noc 31 - qcom,sm8550-gem-noc 32 - qcom,sm8550-lpass-ag-noc [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/remoteproc/ |
D | qcom,sm8550-pas.yaml | 4 $id: http://devicetree.org/schemas/remoteproc/qcom,sm8550-pas.yaml# 7 title: Qualcomm SM8550 Peripheral Authentication Service 13 Qualcomm SM8550 SoC Peripheral Authentication Service loads and boots firmware 20 - qcom,sm8550-adsp-pas 21 - qcom,sm8550-cdsp-pas 22 - qcom,sm8550-mpss-pas 72 - qcom,sm8550-adsp-pas 73 - qcom,sm8550-cdsp-pas 103 - qcom,sm8550-mpss-pas 133 - qcom,sm8550-adsp-pas [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/display/msm/ |
D | qcom,sm8550-mdss.yaml | 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8550-mdss.yaml# 7 title: Qualcomm SM8550 Display MDSS 13 SM8550 MSM Mobile Display Subsystem(MDSS), which encapsulates sub-blocks like 20 const: qcom,sm8550-mdss 45 const: qcom,sm8550-dpu 54 - const: qcom,sm8550-dp 64 - const: qcom,sm8550-dsi-ctrl 73 const: qcom,sm8550-dsi-phy-4nm 82 #include <dt-bindings/clock/qcom,sm8550-dispcc.h> 83 #include <dt-bindings/clock/qcom,sm8550-gcc.h> [all …]
|
D | qcom,sm8550-dpu.yaml | 4 $id: http://devicetree.org/schemas/display/msm/qcom,sm8550-dpu.yaml# 7 title: Qualcomm SM8550 Display DPU 16 const: qcom,sm8550-dpu 57 #include <dt-bindings/clock/qcom,sm8550-dispcc.h> 58 #include <dt-bindings/clock/qcom,sm8550-gcc.h> 63 compatible = "qcom,sm8550-dpu";
|
/linux-6.12.1/Documentation/devicetree/bindings/pinctrl/ |
D | qcom,sm8550-lpass-lpi-pinctrl.yaml | 4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8550-lpass-lpi-pinctrl.yaml# 7 title: Qualcomm SM8550 SoC LPASS LPI TLMM 15 (LPASS) Low Power Island (LPI) of Qualcomm SM8550 SoC. 20 - const: qcom,sm8550-lpass-lpi-pinctrl 23 - const: qcom,sm8550-lpass-lpi-pinctrl 43 - $ref: "#/$defs/qcom-sm8550-lpass-state" 46 $ref: "#/$defs/qcom-sm8550-lpass-state" 50 qcom-sm8550-lpass-state: 95 compatible = "qcom,sm8550-lpass-lpi-pinctrl";
|
D | qcom,sm8550-tlmm.yaml | 4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm8550-tlmm.yaml# 7 title: Qualcomm Technologies, Inc. SM8550 TLMM block 13 Top Level Mode Multiplexer pin controller in Qualcomm SM8550 SoC. 20 const: qcom,sm8550-tlmm 38 - $ref: "#/$defs/qcom-sm8550-tlmm-state" 41 $ref: "#/$defs/qcom-sm8550-tlmm-state" 45 qcom-sm8550-tlmm-state: 120 compatible = "qcom,sm8550-tlmm";
|
/linux-6.12.1/Documentation/devicetree/bindings/clock/ |
D | qcom,sm8550-tcsr.yaml | 4 $id: http://devicetree.org/schemas/clock/qcom,sm8550-tcsr.yaml# 7 title: Qualcomm TCSR Clock Controller on SM8550 14 power domains on SM8550 17 - include/dt-bindings/clock/qcom,sm8550-tcsr.h 24 - qcom,sm8550-tcsr 53 compatible = "qcom,sm8550-tcsr", "syscon";
|
D | qcom,sm8550-gcc.yaml | 4 $id: http://devicetree.org/schemas/clock/qcom,sm8550-gcc.yaml# 7 title: Qualcomm Global Clock & Reset Controller on SM8550 14 domains on SM8550 16 See also:: include/dt-bindings/clock/qcom,sm8550-gcc.h 20 const: qcom,sm8550-gcc 48 compatible = "qcom,sm8550-gcc";
|
D | qcom,sm8550-dispcc.yaml | 4 $id: http://devicetree.org/schemas/clock/qcom,sm8550-dispcc.yaml# 7 title: Qualcomm Display Clock & Reset Controller for SM8550 15 domains on SM8550. 18 - include/dt-bindings/clock/qcom,sm8550-dispcc.h 25 - qcom,sm8550-dispcc 70 #include <dt-bindings/clock/qcom,sm8550-gcc.h> 74 compatible = "qcom,sm8550-dispcc";
|
D | qcom,sm8450-camcc.yaml | 20 include/dt-bindings/clock/qcom,sm8550-camcc.h 29 - qcom,sm8550-camcc 67 - qcom,sm8550-camcc
|
/linux-6.12.1/Documentation/devicetree/bindings/pci/ |
D | qcom,pcie-sm8550.yaml | 4 $id: http://devicetree.org/schemas/pci/qcom,pcie-sm8550.yaml# 7 title: Qualcomm SM8550 PCI Express Root Complex 14 Qualcomm SM8550 SoC (and compatible) PCIe root complex controller is based on 20 - const: qcom,pcie-sm8550 24 - const: qcom,pcie-sm8550 88 #include <dt-bindings/clock/qcom,sm8550-gcc.h> 90 #include <dt-bindings/interconnect/qcom,sm8550-rpmh.h> 98 compatible = "qcom,pcie-sm8550";
|
/linux-6.12.1/Documentation/devicetree/bindings/phy/ |
D | qcom,snps-eusb2-phy.yaml | 23 - const: qcom,sm8550-snps-eusb2-phy 24 - const: qcom,sm8550-snps-eusb2-phy 70 #include <dt-bindings/clock/qcom,sm8550-gcc.h> 72 #include <dt-bindings/clock/qcom,sm8550-tcsr.h> 75 compatible = "qcom,sm8550-snps-eusb2-phy";
|
D | qcom,sc8280xp-qmp-pcie-phy.yaml | 37 - qcom,sm8550-qmp-gen3x2-pcie-phy 38 - qcom,sm8550-qmp-gen4x2-pcie-phy 153 - qcom,sm8550-qmp-gen3x2-pcie-phy 154 - qcom,sm8550-qmp-gen4x2-pcie-phy 201 - qcom,sm8550-qmp-gen4x2-pcie-phy 224 - qcom,sm8550-qmp-gen4x2-pcie-phy
|
/linux-6.12.1/Documentation/devicetree/bindings/crypto/ |
D | qcom,inline-crypto-engine.yaml | 20 - qcom,sm8550-inline-crypto-engine 39 #include <dt-bindings/clock/qcom,sm8550-gcc.h> 42 compatible = "qcom,sm8550-inline-crypto-engine",
|
/linux-6.12.1/arch/arm64/boot/dts/qcom/ |
D | sm8550-mtp.dts | 9 #include "sm8550.dtsi" 21 model = "Qualcomm Technologies, Inc. SM8550 MTP"; 22 compatible = "qcom,sm8550-mtp", "qcom,sm8550"; 60 compatible = "qcom,sm8550-pmic-glink", "qcom,pmic-glink"; 103 compatible = "qcom,sm8550-sndcard", "qcom,sm8450-sndcard"; 104 model = "SM8550-MTP"; 647 firmware-name = "qcom/sm8550/a740_zap.mbn"; 797 firmware-name = "qcom/sm8550/adsp.mbn", 798 "qcom/sm8550/adsp_dtb.mbn"; 803 firmware-name = "qcom/sm8550/cdsp.mbn", [all …]
|
D | sm8550.dtsi | 8 #include <dt-bindings/clock/qcom,sm8550-camcc.h> 9 #include <dt-bindings/clock/qcom,sm8550-gcc.h> 10 #include <dt-bindings/clock/qcom,sm8550-gpucc.h> 11 #include <dt-bindings/clock/qcom,sm8550-tcsr.h> 12 #include <dt-bindings/clock/qcom,sm8550-dispcc.h> 17 #include <dt-bindings/interconnect/qcom,sm8550-rpmh.h> 331 compatible = "qcom,scm-sm8550", "qcom,scm"; 338 compatible = "qcom,sm8550-clk-virt"; 344 compatible = "qcom,sm8550-mc-virt"; 782 compatible = "qcom,sm8550-gcc"; [all …]
|
D | sm8550-qrd.dts | 10 #include "sm8550.dtsi" 22 model = "Qualcomm Technologies, Inc. SM8550 QRD"; 23 compatible = "qcom,sm8550-qrd", "qcom,sm8550"; 78 compatible = "qcom,sm8550-pmic-glink", "qcom,pmic-glink"; 121 compatible = "qcom,sm8550-sndcard", "qcom,sm8450-sndcard"; 122 model = "SM8550-QRD"; 440 /* ldo2 supplies SM8550 VDD_LPI_MX */ 778 firmware-name = "qcom/sm8550/ipa_fws.mbn"; 790 firmware-name = "qcom/sm8550/a740_zap.mbn"; 990 firmware-name = "qcom/sm8550/adsp.mbn", [all …]
|
D | sm8550-samsung-q5q.dts | 12 #include "sm8550.dtsi" 25 compatible = "samsung,q5q", "qcom,sm8550"; 550 firmware-name = "qcom/sm8550/adsp.mdt", 551 "qcom/sm8550/adsp_dtb.mdt"; 556 firmware-name = "qcom/sm8550/cdsp.mdt", 557 "qcom/sm8550/cdsp_dtb.mdt"; 562 firmware-name = "qcom/sm8550/modem.mdt", 563 "qcom/sm8550/modem_dtb.mdt";
|
D | sm8550-hdk.dts | 10 #include "sm8550.dtsi" 21 model = "Qualcomm Technologies, Inc. SM8550 HDK"; 22 compatible = "qcom,sm8550-hdk", "qcom,sm8550"; 116 compatible = "qcom,sm8550-pmic-glink", "qcom,pmic-glink"; 205 compatible = "qcom,sm8550-sndcard", "qcom,sm8450-sndcard"; 206 model = "SM8550-HDK"; 556 /* ldo2 supplies SM8550 VDD_LPI_MX */ 944 firmware-name = "qcom/sm8550/ipa_fws.mbn"; 956 firmware-name = "qcom/sm8550/a740_zap.mbn"; 1140 firmware-name = "qcom/sm8550/adsp.mbn", [all …]
|
/linux-6.12.1/drivers/interconnect/qcom/ |
D | sm8550.c | 16 #include <dt-bindings/interconnect/qcom,sm8550-rpmh.h> 21 #include "sm8550.h" 1614 { .compatible = "qcom,sm8550-aggre1-noc", 1616 { .compatible = "qcom,sm8550-aggre2-noc", 1618 { .compatible = "qcom,sm8550-clk-virt", 1620 { .compatible = "qcom,sm8550-config-noc", 1622 { .compatible = "qcom,sm8550-cnoc-main", 1624 { .compatible = "qcom,sm8550-gem-noc", 1626 { .compatible = "qcom,sm8550-lpass-ag-noc", 1628 { .compatible = "qcom,sm8550-lpass-lpiaon-noc", [all …]
|
/linux-6.12.1/drivers/clk/qcom/ |
D | tcsrcc-sm8550.c | 14 #include <dt-bindings/clock/qcom,sm8550-tcsr.h> 156 { .compatible = "qcom,sm8550-tcsr" }, 175 .name = "tcsr_cc-sm8550", 192 MODULE_DESCRIPTION("QTI TCSRCC SM8550 Driver");
|
D | Makefile | 116 obj-$(CONFIG_SM_CAMCC_8550) += camcc-sm8550.o 126 obj-$(CONFIG_SM_DISPCC_8550) += dispcc-sm8550.o 137 obj-$(CONFIG_SM_GCC_8550) += gcc-sm8550.o 148 obj-$(CONFIG_SM_GPUCC_8550) += gpucc-sm8550.o 150 obj-$(CONFIG_SM_TCSRCC_8550) += tcsrcc-sm8550.o 157 obj-$(CONFIG_SM_VIDEOCC_8550) += videocc-sm8550.o
|
/linux-6.12.1/Documentation/devicetree/bindings/sound/ |
D | qcom,lpass-wsa-macro.yaml | 19 - qcom,sm8550-lpass-wsa-macro 25 - const: qcom,sm8550-lpass-wsa-macro 88 - qcom,sm8550-lpass-wsa-macro
|
D | qcom,lpass-rx-macro.yaml | 19 - qcom,sm8550-lpass-rx-macro 25 - const: qcom,sm8550-lpass-rx-macro 107 - qcom,sm8550-lpass-rx-macro
|
D | qcom,lpass-va-macro.yaml | 19 - qcom,sm8550-lpass-va-macro 25 - const: qcom,sm8550-lpass-va-macro 125 - qcom,sm8550-lpass-va-macro
|