Home
last modified time | relevance | path

Searched full:sm6375 (Results 1 – 25 of 50) sorted by relevance

12

/linux-6.12.1/Documentation/devicetree/bindings/remoteproc/
Dqcom,sm6375-pas.yaml4 $id: http://devicetree.org/schemas/remoteproc/qcom,sm6375-pas.yaml#
7 title: Qualcomm SM6375 Peripheral Authentication Service
13 Qualcomm SM6375 SoC Peripheral Authentication Service loads and boots
19 - qcom,sm6375-adsp-pas
20 - qcom,sm6375-cdsp-pas
21 - qcom,sm6375-mpss-pas
54 - qcom,sm6375-adsp-pas
55 - qcom,sm6375-cdsp-pas
73 - qcom,sm6375-adsp-pas
89 - qcom,sm6375-cdsp-pas
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/display/msm/
Dqcom,sm6375-mdss.yaml4 $id: http://devicetree.org/schemas/display/msm/qcom,sm6375-mdss.yaml#
7 title: Qualcomm SM6375 Display MDSS
13 SM6375 MSM Mobile Display Subsystem (MDSS), which encapsulates sub-blocks
20 const: qcom,sm6375-mdss
54 const: qcom,sm6375-dpu
63 - const: qcom,sm6375-dsi-ctrl
72 const: qcom,sm6375-dsi-phy-7nm
79 #include <dt-bindings/clock/qcom,sm6375-gcc.h>
80 #include <dt-bindings/clock/qcom,sm6375-dispcc.h>
85 compatible = "qcom,sm6375-mdss";
[all …]
Dqcom,sc7180-dpu.yaml20 - qcom,sm6375-dpu
68 - qcom,sm6375-dpu
Ddsi-phy-7nm.yaml21 - qcom,sm6375-dsi-phy-7nm
Ddsi-controller-main.yaml34 - qcom,sm6375-dsi-ctrl
401 - qcom,sm6375-dsi-ctrl
/linux-6.12.1/Documentation/devicetree/bindings/clock/
Dqcom,sm6375-dispcc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm6375-dispcc.yaml#
7 title: Qualcomm Display Clock & Reset Controller on SM6375
14 domains on SM6375.
16 See also:: include/dt-bindings/clock/qcom,dispcc-sm6375.h
23 const: qcom,sm6375-dispcc
40 #include <dt-bindings/clock/qcom,sm6375-gcc.h>
44 compatible = "qcom,sm6375-dispcc";
Dqcom,sm6375-gcc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm6375-gcc.yaml#
7 title: Qualcomm Global Clock & Reset Controller on SM6375
14 domains on SM6375
16 See also:: include/dt-bindings/clock/qcom,sm6375-gcc.h
23 const: qcom,sm6375-gcc
42 compatible = "qcom,sm6375-gcc";
Dqcom,sm6375-gpucc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm6375-gpucc.yaml#
7 title: Qualcomm Graphics Clock & Reset Controller on SM6375
16 See also:: include/dt-bindings/clock/qcom,sm6375-gpucc.h
21 - qcom,sm6375-gpucc
53 #include <dt-bindings/clock/qcom,sm6375-gcc.h>
62 compatible = "qcom,sm6375-gpucc";
/linux-6.12.1/Documentation/devicetree/bindings/pinctrl/
Dqcom,sm6375-tlmm.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm6375-tlmm.yaml#
7 title: Qualcomm Technologies, Inc. SM6375 TLMM block
13 Top Level Mode Multiplexer pin controller in Qualcomm SM6375 SoC.
20 const: qcom,sm6375-tlmm
33 - $ref: "#/$defs/qcom-sm6375-tlmm-state"
36 $ref: "#/$defs/qcom-sm6375-tlmm-state"
40 qcom-sm6375-tlmm-state:
114 compatible = "qcom,sm6375-tlmm";
/linux-6.12.1/arch/arm64/boot/dts/qcom/
Dsm6375.dtsi7 #include <dt-bindings/clock/qcom,sm6375-gcc.h>
8 #include <dt-bindings/clock/qcom,sm6375-gpucc.h>
307 compatible = "qcom,scm-sm6375", "qcom,scm";
645 compatible = "qcom,sm6375-rpm-proc", "qcom,rpm-proc";
656 compatible = "qcom,rpm-sm6375", "qcom,glink-smd-rpm";
660 compatible = "qcom,rpmcc-sm6375", "qcom,rpmcc";
667 compatible = "qcom,sm6375-rpmpd";
812 compatible = "qcom,sm6375-ipcc", "qcom,ipcc";
827 compatible = "qcom,sm6375-tlmm";
952 compatible = "qcom,sm6375-gcc";
[all …]
Dsm6375-sony-xperia-murray-pdx225.dts12 #include "sm6375.dtsi"
22 compatible = "sony,pdx225", "qcom,sm6375";
191 firmware-name = "qcom/sm6375/Sony/murray/adsp.mbn";
196 firmware-name = "qcom/sm6375/Sony/murray/cdsp.mbn";
201 firmware-name = "qcom/sm6375/Sony/murray/modem.mbn";
/linux-6.12.1/Documentation/devicetree/bindings/firmware/
Dqcom,scm.yaml59 - qcom,scm-sm6375
135 - qcom,scm-sm6375
154 - qcom,scm-sm6375
/linux-6.12.1/Documentation/devicetree/bindings/iommu/
Darm,smmu.yaml32 - qcom,sm6375-smmu-v2
55 - qcom,sm6375-smmu-500
79 - qcom,sm6375-smmu-500
327 - qcom,sm6375-smmu-v2
567 - qcom,sm6375-smmu-500
577 const: qcom,sm6375-smmu-500
/linux-6.12.1/drivers/clk/qcom/
Dgpucc-sm6375.c14 #include <dt-bindings/clock/qcom,sm6375-gpucc.h>
431 { .compatible = "qcom,sm6375-gpucc" },
467 .name = "gpucc-sm6375",
473 MODULE_DESCRIPTION("QTI GPUCC SM6375 Driver");
DMakefile122 obj-$(CONFIG_SM_DISPCC_6375) += dispcc-sm6375.o
131 obj-$(CONFIG_SM_GCC_6375) += gcc-sm6375.o
143 obj-$(CONFIG_SM_GPUCC_6375) += gpucc-sm6375.o
Ddispcc-sm6375.c12 #include <dt-bindings/clock/qcom,sm6375-dispcc.h>
571 { .compatible = "qcom,sm6375-dispcc" },
592 .name = "disp_cc-sm6375",
599 MODULE_DESCRIPTION("QTI DISPCC SM6375 Driver");
DKconfig940 tristate "SM6375 Display Clock Controller"
945 SM6375 devices.
1005 tristate "SM6375 Global Clock Controller"
1009 Support for the global clock controller on SM6375 devices.
1103 tristate "SM6375 Graphics Clock Controller"
1107 Support for the graphics clock controller on SM6375 devices.
/linux-6.12.1/Documentation/devicetree/bindings/regulator/
Dqcom,sdm845-refgen-regulator.yaml34 - qcom,sm6375-refgen-regulator
/linux-6.12.1/Documentation/devicetree/bindings/interconnect/
Dqcom,osm-l3.yaml33 - qcom,sm6375-cpucp-l3
/linux-6.12.1/Documentation/devicetree/bindings/sram/
Dqcom,imem.yaml32 - qcom,sm6375-imem
/linux-6.12.1/Documentation/devicetree/bindings/cpufreq/
Dcpufreq-qcom-hw.yaml42 - qcom,sm6375-cpufreq-epss
140 - qcom,sm6375-cpufreq-epss
/linux-6.12.1/Documentation/devicetree/bindings/mailbox/
Dqcom-ipcc.yaml35 - qcom,sm6375-ipcc
/linux-6.12.1/drivers/pinctrl/qcom/
DKconfig.msm322 tristate "Qualcomm Technologies Inc SM6375 pin controller driver"
327 Technologies Inc SM6375 platform.
/linux-6.12.1/Documentation/devicetree/bindings/dma/
Dqcom,gpi.yaml32 - qcom,sm6375-gpi-dma
/linux-6.12.1/Documentation/devicetree/bindings/nvmem/
Dqcom,qfprom.yaml43 - qcom,sm6375-qfprom

12