Home
last modified time | relevance | path

Searched full:sm6125 (Results 1 – 25 of 46) sorted by relevance

12

/linux-6.12.1/Documentation/devicetree/bindings/display/msm/
Dqcom,sm6125-mdss.yaml4 $id: http://devicetree.org/schemas/display/msm/qcom,sm6125-mdss.yaml#
7 title: Qualcomm SM6125 Display MDSS
13 SM6125 MSM Mobile Display Subsystem (MDSS), which encapsulates sub-blocks
20 const: qcom,sm6125-mdss
54 const: qcom,sm6125-dpu
63 - const: qcom,sm6125-dsi-ctrl
72 const: qcom,sm6125-dsi-phy-14nm
78 #include <dt-bindings/clock/qcom,dispcc-sm6125.h>
79 #include <dt-bindings/clock/qcom,gcc-sm6125.h>
85 compatible = "qcom,sm6125-mdss";
[all …]
Dqcom,sc7180-dpu.yaml18 - qcom,sm6125-dpu
69 - qcom,sm6125-dpu
Ddsi-phy-14nm.yaml22 - qcom,sm6125-dsi-phy-14nm
Ddsi-controller-main.yaml32 - qcom,sm6125-dsi-ctrl
330 - qcom,sm6125-dsi-ctrl
/linux-6.12.1/Documentation/devicetree/bindings/clock/
Dqcom,gcc-sm6125.yaml4 $id: http://devicetree.org/schemas/clock/qcom,gcc-sm6125.yaml#
7 title: Qualcomm Global Clock & Reset Controller on SM6125
14 domains on SM6125.
16 See also:: include/dt-bindings/clock/qcom,gcc-sm6125.h
20 const: qcom,gcc-sm6125
47 compatible = "qcom,gcc-sm6125";
Dqcom,dispcc-sm6125.yaml4 $id: http://devicetree.org/schemas/clock/qcom,dispcc-sm6125.yaml#
7 title: Qualcomm Display Clock Controller on SM6125
14 on SM6125.
16 See also:: include/dt-bindings/clock/qcom,dispcc-sm6125.h
21 - qcom,sm6125-dispcc
77 #include <dt-bindings/clock/qcom,gcc-sm6125.h>
80 compatible = "qcom,sm6125-dispcc";
Dqcom,sm6125-gpucc.yaml4 $id: http://devicetree.org/schemas/clock/qcom,sm6125-gpucc.yaml#
7 title: Qualcomm Graphics Clock & Reset Controller on SM6125
16 See also:: include/dt-bindings/clock/qcom,sm6125-gpucc.h
21 - qcom,sm6125-gpucc
48 #include <dt-bindings/clock/qcom,gcc-sm6125.h>
56 compatible = "qcom,sm6125-gpucc";
Dqcom,rpmcc.yaml47 - qcom,rpmcc-sm6125
124 - qcom,rpmcc-sm6125
/linux-6.12.1/Documentation/devicetree/bindings/pinctrl/
Dqcom,sm6125-tlmm.yaml4 $id: http://devicetree.org/schemas/pinctrl/qcom,sm6125-tlmm.yaml#
6 title: Qualcomm Technologies, Inc. SM6125 TLMM block
12 Top Level Mode Multiplexer pin controller in Qualcomm SM6125 SoC.
19 const: qcom,sm6125-tlmm
38 - $ref: "#/$defs/qcom-sm6125-tlmm-state"
41 $ref: "#/$defs/qcom-sm6125-tlmm-state"
45 qcom-sm6125-tlmm-state:
106 compatible = "qcom,sm6125-tlmm";
/linux-6.12.1/arch/arm64/boot/dts/qcom/
Dsm6125.dtsi6 #include <dt-bindings/clock/qcom,dispcc-sm6125.h>
7 #include <dt-bindings/clock/qcom,gcc-sm6125.h>
163 compatible = "qcom,scm-sm6125", "qcom,scm";
185 compatible = "qcom,sm6125-rpm-proc", "qcom,rpm-proc";
195 compatible = "qcom,rpm-sm6125", "qcom,glink-smd-rpm";
199 compatible = "qcom,rpmcc-sm6125", "qcom,rpmcc";
206 compatible = "qcom,sm6125-rpmpd";
388 compatible = "qcom,sm6125-tlmm";
666 compatible = "qcom,gcc-sm6125";
712 compatible = "qcom,sm6125-sdhci", "qcom,sdhci-msm-v5";
[all …]
Dsm6125-xiaomi-laurel-sprout.dts12 #include "sm6125.dtsi"
17 compatible = "xiaomi,laurel-sprout", "qcom,sm6125";
21 qcom,msm-id = <394 0>; /* sm6125 v1 */
Dsm6125-sony-xperia-seine-pdx201.dts8 #include "sm6125.dtsi"
16 qcom,msm-id = <394 0x10000>; /* sm6125 v1 */
20 compatible = "sony,pdx201", "qcom,sm6125";
/linux-6.12.1/drivers/clk/qcom/
Dgpucc-sm6125.c13 #include <dt-bindings/clock/qcom,sm6125-gpucc.h>
389 { .compatible = "qcom,sm6125-gpucc" },
418 .name = "gpucc-sm6125",
424 MODULE_DESCRIPTION("QTI GPUCC SM6125 Driver");
DMakefile120 obj-$(CONFIG_SM_DISPCC_6125) += dispcc-sm6125.o
129 obj-$(CONFIG_SM_GCC_6125) += gcc-sm6125.o
141 obj-$(CONFIG_SM_GPUCC_6125) += gpucc-sm6125.o
Ddispcc-sm6125.c11 #include <dt-bindings/clock/qcom,dispcc-sm6125.h>
670 { .compatible = "qcom,sm6125-dispcc" },
691 .name = "disp_cc-sm6125",
698 MODULE_DESCRIPTION("QTI DISPCC SM6125 Driver");
DKconfig900 tristate "SM6125 Display Clock Controller"
905 SM6125 devices.
988 tristate "SM6125 Global Clock Controller"
991 Support for the global clock controller on SM6125 devices.
1094 tristate "SM6125 Graphics Clock Controller"
1098 Support for the graphics clock controller on SM6125 devices.
/linux-6.12.1/Documentation/devicetree/bindings/phy/
Dqcom,sc8280xp-qmp-ufs-phy.yaml28 - qcom,sm6125-qmp-ufs-phy
95 - qcom,sm6125-qmp-ufs-phy
/linux-6.12.1/Documentation/devicetree/bindings/ufs/
Dqcom,ufs.yaml36 - qcom,sm6125-ufshc
245 - qcom,sm6125-ufshc
/linux-6.12.1/Documentation/devicetree/bindings/usb/
Dqcom,dwc3.yaml45 - qcom,sm6125-dwc3
344 - qcom,sm6125-dwc3
414 - qcom,sm6125-dwc3
/linux-6.12.1/drivers/pinctrl/qcom/
DKconfig.msm306 tristate "Qualcomm Technologies Inc SM6125 pin controller driver"
311 Technologies Inc SM6125 platform.
DMakefile50 obj-$(CONFIG_PINCTRL_SM6125) += pinctrl-sm6125.o
/linux-6.12.1/Documentation/devicetree/bindings/iommu/
Darm,smmu.yaml53 - qcom,sm6125-smmu-500
95 - qcom,sm6125-smmu-500
475 - qcom,sm6125-smmu-500
/linux-6.12.1/Documentation/devicetree/bindings/dma/
Dqcom,gpi.yaml42 - qcom,sm6125-gpi-dma
/linux-6.12.1/Documentation/devicetree/bindings/soc/qcom/
Dqcom,smd-rpm.yaml61 - qcom,rpm-sm6125
/linux-6.12.1/Documentation/devicetree/bindings/power/
Dqcom,rpmpd.yaml51 - qcom,sm6125-rpmpd

12