Home
last modified time | relevance | path

Searched full:sclk_cif_out (Results 1 – 13 of 13) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/media/i2c/
Dovti,ov8858.yaml88 clocks = <&cru SCLK_CIF_OUT>;
90 assigned-clocks = <&cru SCLK_CIF_OUT>;
Dovti,ov5675.yaml102 clocks = <&cru SCLK_CIF_OUT>;
103 assigned-clocks = <&cru SCLK_CIF_OUT>;
Dovti,ov5693.yaml120 clocks = <&cru SCLK_CIF_OUT>;
121 assigned-clocks = <&cru SCLK_CIF_OUT>;
/linux-6.12.1/include/dt-bindings/clock/
Drk3128-cru.h66 #define SCLK_CIF_OUT 152 macro
Drk3328-cru.h43 #define SCLK_CIF_OUT 54 macro
Dpx30-cru.h54 #define SCLK_CIF_OUT 52 macro
Drk3399-cru.h94 #define SCLK_CIF_OUT 137 macro
/linux-6.12.1/Documentation/devicetree/bindings/media/
Drockchip-isp1.yaml310 clocks = <&cru SCLK_CIF_OUT>;
/linux-6.12.1/drivers/clk/rockchip/
Dclk-rk3128.c348 DIV(SCLK_CIF_OUT, "sclk_cif_out", "sclk_cif_out_src", 0,
Dclk-rk3328.c590 COMPOSITE_NOGATE(SCLK_CIF_OUT, "clk_cif_out", mux_sclk_cif_p, CLK_SET_RATE_PARENT,
Dclk-px30.c393 COMPOSITE(SCLK_CIF_OUT, "clk_cif_out", mux_cif_out_p, 0,
Dclk-rk3399.c1266 COMPOSITE_NOGATE(SCLK_CIF_OUT, "clk_cifout", mux_clk_cif_p, CLK_SET_RATE_PARENT,
/linux-6.12.1/arch/arm64/boot/dts/rockchip/
Dpx30-evb.dts449 clocks = <&cru SCLK_CIF_OUT>;