/linux-6.12.1/arch/arm64/boot/dts/rockchip/ |
D | rockchip-pinconf.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 7 /omit-if-no-ref/ 8 pcfg_pull_up: pcfg-pull-up { 9 bias-pull-up; 12 /omit-if-no-ref/ 13 pcfg_pull_down: pcfg-pull-down { 14 bias-pull-down; 17 /omit-if-no-ref/ 18 pcfg_pull_none: pcfg-pull-none { 19 bias-disable; [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/hwmon/ |
D | ntc-thermistor.yaml | 1 # SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 2 --- 3 $id: http://devicetree.org/schemas/hwmon/ntc-thermistor.yaml# 4 $schema: http://devicetree.org/meta-schemas/core.yaml# 9 - Linus Walleij <linus.walleij@linaro.org> 13 vary in resistance in an often non-linear way in relation to temperature. 16 temperature is non-linear, software drivers most often need to use a look 17 up table and interpolation to get from resistance to temperature. 20 pull-up resistor or/and a pull-down resistor and a fixed voltage like this: 22 + e.g. 5V = pull-up voltage (puv) [all …]
|
/linux-6.12.1/arch/arm/boot/dts/nxp/mxs/ |
D | imx28.dtsi | 1 // SPDX-License-Identifier: GPL-2.0+ 5 #include <dt-bindings/gpio/gpio.h> 6 #include "imx28-pinfunc.h" 9 #address-cells = <1>; 10 #size-cells = <1>; 12 interrupt-parent = <&icoll>; 15 * pre-existing /chosen node to be available to insert the 42 #address-cells = <1>; 43 #size-cells = <0>; 46 compatible = "arm,arm926ej-s"; [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/pinctrl/ |
D | ste,nomadik.txt | 4 - compatible: "stericsson,db8500-pinctrl", "stericsson,db8540-pinctrl", 5 "stericsson,stn8815-pinctrl" 6 - nomadik-gpio-chips: array of phandles to the corresponding GPIO chips 8 - prcm: phandle to the PRCMU managing the back end of this pin controller 10 Please refer to pinctrl-bindings.txt in this directory for details of the 18 parameters, such as input, output, pull up, pull down... 23 (see pinctrl-bindings.txt): 26 - function: A string containing the name of the function to mux to the 28 - groups : An array of strings. Each string contains the name of a pin 30 set-up. [all …]
|
D | mediatek,mt8186-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8186-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Sean Wang <sean.wang@mediatek.com> 17 const: mediatek,mt8186-pinctrl 19 gpio-controller: true 21 '#gpio-cells': 28 gpio-ranges: 31 gpio-line-names: true [all …]
|
D | mediatek,mt8195-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8195-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Sean Wang <sean.wang@mediatek.com> 17 const: mediatek,mt8195-pinctrl 19 gpio-controller: true 21 '#gpio-cells': 28 gpio-ranges: 32 gpio-line-names: true [all …]
|
D | fsl,mxs-pinctrl.txt | 6 voltage and pull-up. 9 - compatible: "fsl,imx23-pinctrl" or "fsl,imx28-pinctrl" 10 - reg: Should contain the register physical address and length for the 13 Please refer to pinctrl-bindings.txt in this directory for details of the 20 information about pull-up. For this reason, even seemingly boolean values are 26 One is to set up a group of pins for a function, both mux selection and pin 34 particular function, like SSP0 functioning as mmc0-8bit. That said, the 37 "pinctrl-*" phandle in client device node should only have one group node 41 Required subnode-properties: 42 - fsl,pinmux-ids: An integer array. Each integer in the array specify a pin [all …]
|
D | mediatek,mt8188-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8188-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Hui Liu <hui.liu@mediatek.com> 17 const: mediatek,mt8188-pinctrl 19 gpio-controller: true 21 '#gpio-cells': 25 are defined in <dt-bindings/gpio/gpio.h>. 28 gpio-ranges: [all …]
|
D | mediatek,mt6795-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt6795-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> 11 - Sean Wang <sean.wang@kernel.org> 18 const: mediatek,mt6795-pinctrl 20 gpio-controller: true 22 '#gpio-cells': 29 gpio-ranges: [all …]
|
D | mediatek,mt8365-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt8365-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Zhiyong Tao <zhiyong.tao@mediatek.com> 11 - Bernhard Rosenkränzer <bero@baylibre.com> 18 const: mediatek,mt8365-pinctrl 23 mediatek,pctl-regmap: 24 $ref: /schemas/types.yaml#/definitions/phandle-array 32 gpio-controller: true [all …]
|
D | sprd,sc9860-pinctrl.txt | 7 - compatible: Must be "sprd,sc9860-pinctrl". 8 - reg: The register address of pin controller device. 9 - pins : An array of strings, each string containing the name of a pin. 12 - function: A string containing the name of the function, values must be 14 - drive-strength: Drive strength in mA. Supported values: 2, 4, 6, 8, 10, 16 - input-schmitt-disable: Enable schmitt-trigger mode. 17 - input-schmitt-enable: Disable schmitt-trigger mode. 18 - bias-disable: Disable pin bias. 19 - bias-pull-down: Pull down on pin. 20 - bias-pull-up: Pull up on pin. Supported values: 20000 for pull-up resistor [all …]
|
D | mediatek,mt7986-pinctrl.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/mediatek,mt7986-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Sean Wang <sean.wang@kernel.org> 18 - mediatek,mt7986a-pinctrl 19 - mediatek,mt7986b-pinctrl 25 reg-names: 27 - const: gpio 28 - const: iocfg_rt [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/toshiba/ |
D | tmpv7708_pins.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR MIT) 4 spi0_pins: spi0-pins { 8 spi1_pins: spi1-pins { 12 spi2_pins: spi2-pins { 16 spi3_pins: spi3-pins { 20 spi4_pins: spi4-pins { 24 spi5_pins: spi5-pins { 28 spi6_pins: spi6-pins { 32 uart0_pins: uart0-pins { 36 uart1_pins: uart1-pins { [all …]
|
/linux-6.12.1/Documentation/devicetree/bindings/mmc/ |
D | nvidia,tegra20-sdhci.yaml | 1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) 3 --- 4 $id: http://devicetree.org/schemas/mmc/nvidia,tegra20-sdhci.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Thierry Reding <thierry.reding@gmail.com> 11 - Jon Hunter <jonathanh@nvidia.com> 18 mmc-controller.yaml and the properties for the Tegra SDHCI controller. 23 - enum: 24 - nvidia,tegra20-sdhci 25 - nvidia,tegra30-sdhci [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/mediatek/ |
D | mt8188-evb.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 5 /dts-v1/; 11 compatible = "mediatek,mt8188-evb", "mediatek,mt8188"; 26 stdout-path = "serial0:115200n8"; 34 reserved_memory: reserved-memory { 35 #address-cells = <2>; 36 #size-cells = <2>; 40 compatible = "shared-dma-pool"; 42 no-map; 52 pinctrl-names = "default"; [all …]
|
D | mt7986a-bananapi-bpi-r3-mini.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Authors: Frank Wunderlich <frank-w@public-files.de> 9 /dts-v1/; 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/input/input.h> 13 #include <dt-bindings/leds/common.h> 14 #include <dt-bindings/pinctrl/mt65xx.h> 19 model = "Bananapi BPI-R3 Mini"; 20 chassis-type = "embedded"; 21 compatible = "bananapi,bpi-r3mini", "mediatek,mt7986a"; [all …]
|
D | mt8183-pumpkin.dts | 1 // SPDX-License-Identifier: GPL-2.0 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 16 compatible = "mediatek,mt8183-pumpkin", "mediatek,mt8183"; 28 stdout-path = "serial0:921600n8"; 31 reserved-memory { 32 #address-cells = <2>; 33 #size-cells = <2>; 36 scp_mem_reserved: scp-mem@50000000 { [all …]
|
D | mt8390-genio-700-evk.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 4 * Author: Chris Chen <chris-qj.chen@mediatek.com> 8 /dts-v1/; 12 #include <dt-bindings/gpio/gpio.h> 13 #include <dt-bindings/input/input.h> 14 #include <dt-bindings/interrupt-controller/irq.h> 15 #include <dt-bindings/pinctrl/mediatek,mt8188-pinfunc.h> 16 #include <dt-bindings/regulator/mediatek,mt6360-regulator.h> 17 #include <dt-bindings/spmi/spmi.h> 18 #include <dt-bindings/usb/pd.h> [all …]
|
D | mt8183-evb.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 8 /dts-v1/; 14 chassis-type = "embedded"; 15 compatible = "mediatek,mt8183-evb", "mediatek,mt8183"; 27 stdout-path = "serial0:921600n8"; 30 reserved-memory { 31 #address-cells = <2>; 32 #size-cells = <2>; 35 compatible = "shared-dma-pool"; 37 no-map; [all …]
|
D | mt7986a-rfb.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 7 /dts-v1/; 8 #include <dt-bindings/pinctrl/mt65xx.h> 14 chassis-type = "embedded"; 15 compatible = "mediatek,mt7986a-rfb", "mediatek,mt7986a"; 22 stdout-path = "serial0:115200n8"; 30 reg_1p8v: regulator-1p8v { 31 compatible = "regulator-fixed"; 32 regulator-name = "fixed-1.8V"; 33 regulator-min-microvolt = <1800000>; [all …]
|
/linux-6.12.1/arch/arm64/boot/dts/qcom/ |
D | sc7180-idp.dts | 1 // SPDX-License-Identifier: BSD-3-Clause 8 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/regulator/qcom,rpmh-regulator.h> 12 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 14 #include "sc7180-firmware-tfa.dtsi" 20 compatible = "qcom,sc7180-idp", "qcom,sc7180"; 30 stdout-path = "serial0:115200n8"; 42 /delete-node/ &hyp_mem; 43 /delete-node/ &xbl_mem; [all …]
|
/linux-6.12.1/arch/arm/boot/dts/qcom/ |
D | qcom-mdm9615-wp8548-mangoh-green.dts | 1 // SPDX-License-Identifier: GPL-2.0+ OR MIT 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/input/input.h> 11 #include <dt-bindings/interrupt-controller/irq.h> 13 #include "qcom-mdm9615-wp8548.dtsi" 17 compatible = "swir,mangoh-green-wp8548", "swir,wp8548", "qcom,mdm9615"; 28 stdout-path = "serial1:115200n8"; 34 * - 2 : GPIOEXP_INT2 35 * - 7 : IOT1_GPIO2 36 * - 8 : IOT0_GPIO4 [all …]
|
D | qcom-apq8060-dragonboard.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause) 2 #include <dt-bindings/input/input.h> 3 #include <dt-bindings/gpio/gpio.h> 4 #include <dt-bindings/leds/common.h> 5 #include <dt-bindings/pinctrl/qcom,pmic-gpio.h> 6 #include <dt-bindings/pinctrl/qcom,pmic-mpp.h> 7 #include "qcom-msm8660.dtsi" 12 compatible = "qcom,apq8060-dragonboard", "qcom,msm8660"; 19 stdout-path = "serial0:115200n8"; 23 vph: regulator-fixed { [all …]
|
/linux-6.12.1/drivers/misc/cardreader/ |
D | rts5229.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 2 /* Driver for Realtek PCI-Express card reader 4 * Copyright(c) 2009-2013 Realtek Semiconductor Corp. All rights reserved. 26 struct pci_dev *pdev = pcr->pci; in rts5229_fetch_vendor_settings() 35 pcr->aspm_en = rtsx_reg_to_aspm(reg); in rts5229_fetch_vendor_settings() 36 pcr->sd30_drive_sel_1v8 = in rts5229_fetch_vendor_settings() 38 pcr->card_drive_sel &= 0x3F; in rts5229_fetch_vendor_settings() 39 pcr->card_drive_sel |= rtsx_reg_to_card_drive_sel(reg); in rts5229_fetch_vendor_settings() 43 pcr->sd30_drive_sel_3v3 = in rts5229_fetch_vendor_settings() 69 0xFF, pcr->sd30_drive_sel_3v3); in rts5229_extra_init_hw() [all …]
|
D | rts5209.c | 1 // SPDX-License-Identifier: GPL-2.0-or-later 2 /* Driver for Realtek PCI-Express card reader 4 * Copyright(c) 2009-2013 Realtek Semiconductor Corp. All rights reserved. 26 struct pci_dev *pdev = pcr->pci; in rts5209_fetch_vendor_settings() 34 pcr->flags |= PCR_MS_PMOS; in rts5209_fetch_vendor_settings() 35 pcr->aspm_en = rts5209_reg_to_aspm(reg); in rts5209_fetch_vendor_settings() 42 pcr->sd30_drive_sel_1v8 = in rts5209_fetch_vendor_settings() 44 pcr->sd30_drive_sel_3v3 = in rts5209_fetch_vendor_settings() 46 pcr->card_drive_sel = rts5209_reg_to_card_drive_sel(reg); in rts5209_fetch_vendor_settings() 69 0xFF, pcr->sd30_drive_sel_3v3); in rts5209_extra_init_hw() [all …]
|