Home
last modified time | relevance | path

Searched +full:pru +full:- +full:icss (Results 1 – 16 of 16) sorted by relevance

/linux-6.12.1/Documentation/devicetree/bindings/soc/ti/
Dti,pruss.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
8 TI Programmable Real-Time Unit and Industrial Communication Subsystem
11 - Suman Anna <s-anna@ti.com>
15 The Programmable Real-Time Unit and Industrial Communication Subsystem
16 (PRU-ICSS a.k.a. PRUSS) is present on various TI SoCs such as AM335x, AM437x,
17 Keystone 66AK2G, OMAP-L138/DA850 etc. A PRUSS consists of dual 32-bit RISC
18 cores (Programmable Real-Time Units, or PRUs), shared RAM, data and
23 peripheral interfaces, fast real-time responses, or specialized data handling.
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/remoteproc/
Dti,pru-rproc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/remoteproc/ti,pru-rproc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TI Programmable Realtime Unit (PRU) cores
10 - Suman Anna <s-anna@ti.com>
13 Each Programmable Real-Time Unit and Industrial Communication Subsystem
14 (PRU-ICSS or PRUSS) has two 32-bit load/store RISC CPU cores called
15 Programmable Real-Time Units (PRUs), each represented by a node. Each PRU
17 use the Data RAMs present within the PRU-ICSS for code execution.
[all …]
/linux-6.12.1/Documentation/devicetree/bindings/interrupt-controller/
Dti,pruss-intc.yaml1 # SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
3 ---
4 $id: http://devicetree.org/schemas/interrupt-controller/ti,pruss-intc.yaml#
5 $schema: http://devicetree.org/meta-schemas/core.yaml#
7 title: TI PRU-ICSS Local Interrupt Controller
10 - Suman Anna <s-anna@ti.com>
13 Each PRU-ICSS has a single interrupt controller instance that is common
14 to all the PRU cores. Most interrupt controllers can route 64 input events
18 interrupts (0, 1) are fed exclusively to the internal PRU cores, with the
22 The property "ti,irqs-reserved" is used for denoting the connection
[all …]
/linux-6.12.1/drivers/net/ethernet/ti/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
107 The two-port Gigabit Ethernet MAC (MCU_CPSW0) subsystem provides
113 will be called ti-am65-cpsw-nuss.
133 the IEEE 1588-2008 standard for a precision clock synchronization
143 MQPRIO qdisc offload and Frame-Preemption MAC Merge / Interspersing
186 tristate "TI Gigabit PRU Ethernet driver"
195 Support dual Gigabit Ethernet ports over the ICSSG PRU Subsystem.
203 tristate "TI Gigabit PRU SR1.0 Ethernet driver"
211 Support dual Gigabit Ethernet ports over the ICSSG PRU Subsystem.
219 tristate "TI PRU ICSS IEP driver"
[all …]
/linux-6.12.1/drivers/soc/ti/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
18 Packets are queued/de-queued by writing/reading descriptor address
40 c-states on AM335x. Also required for rtc and ddr in self-refresh low
44 tristate "TI AMx3 Wkup-M3 IPC Driver"
75 tristate "TI PRU-ICSS Subsystem Platform drivers"
79 TI PRU-ICSS Subsystem platform specific support.
81 Say Y or M here to support the Programmable Realtime Unit (PRU)
83 not interested in the PRU or if you are unsure.
Dpruss.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * PRU-ICSS platform driver for various TI SoCs
5 * Copyright (C) 2014-2020 Texas Instruments Incorporated - http://www.ti.com/
7 * Suman Anna <s-anna@ti.com>
9 * Tero Kristo <t-kristo@ti.com>
12 #include <linux/clk-provider.h>
13 #include <linux/dma-mapping.h>
29 * struct pruss_private_data - PRUSS driver private data
39 * pruss_get() - get the pruss for a given PRU remoteproc
40 * @rproc: remoteproc handle of a PRU instance
[all …]
Dpruss.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * PRU-ICSS Subsystem user interfaces
5 * Copyright (C) 2015-2023 Texas Instruments Incorporated - http://www.ti.com
50 * pruss_cfg_read() - read a PRUSS CFG sub-module register
52 * @reg: register offset within the CFG sub-module
55 * Reads a given register within the PRUSS CFG sub-module and
56 * returns it through the passed-in @val pointer
63 return -EINVAL; in pruss_cfg_read()
65 return regmap_read(pruss->cfg_regmap, reg, val); in pruss_cfg_read()
69 * pruss_cfg_update() - configure a PRUSS CFG sub-module register
[all …]
/linux-6.12.1/include/linux/remoteproc/
Dpruss.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * PRU-ICSS Subsystem user interfaces
5 * Copyright (C) 2015-2022 Texas Instruments Incorporated - http://www.ti.com
6 * Suman Anna <s-anna@ti.com>
15 #define PRU_RPROC_DRVNAME "pru-rproc"
18 * enum pruss_pru_id - PRU core identifiers
19 * @PRUSS_PRU0: PRU Core 0.
20 * @PRUSS_PRU1: PRU Core 1.
21 * @PRUSS_NUM_PRUS: Total number of PRU Cores available.
32 * enum pru_ctable_idx - Configurable Constant table index identifiers
[all …]
/linux-6.12.1/include/linux/
Dpruss_driver.h1 /* SPDX-License-Identifier: GPL-2.0-only */
3 * PRU-ICSS sub-system specific definitions
5 * Copyright (C) 2014-2020 Texas Instruments Incorporated - http://www.ti.com/
6 * Suman Anna <s-anna@ti.com>
18 * enum pruss_gp_mux_sel - PRUSS GPI/O Mux modes for the
23 * values are interchanged. Also, this bit-field does not exist on
36 * enum pruss_gpi_mode - PRUSS GPI configuration modes, used
48 * enum pru_type - PRU core type identifier
50 * @PRU_TYPE_PRU: Programmable Real-time Unit
51 * @PRU_TYPE_RTU: Auxiliary Programmable Real-Time Unit
[all …]
/linux-6.12.1/arch/arm64/boot/dts/ti/
Dk3-am65-main.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2016-2024 Texas Instruments Incorporated - https://www.ti.com/
7 #include <dt-bindings/phy/phy-am654-serdes.h>
11 compatible = "mmio-sram";
13 #address-cells = <1>;
14 #size-cells = <1>;
17 atf-sram@0 {
21 sysfw-sram@f0000 {
25 l3cache-sram@100000 {
30 gic500: interrupt-controller@1800000 {
[all …]
Dk3-am64-main.dtsi1 // SPDX-License-Identifier: GPL-2.0-only OR MIT
5 * Copyright (C) 2020-2024 Texas Instruments Incorporated - https://www.ti.com/
8 #include <dt-bindings/phy/phy-cadence.h>
9 #include <dt-bindings/phy/phy-ti.h>
12 serdes_refclk: clock-cmnrefclk {
13 #clock-cells = <0>;
14 compatible = "fixed-clock";
15 clock-frequency = <0>;
21 compatible = "mmio-sram";
23 #address-cells = <1>;
[all …]
/linux-6.12.1/drivers/remoteproc/
Dpru_rproc.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * PRU-ICSS remoteproc driver for various TI SoCs
5 * Copyright (C) 2014-2022 Texas Instruments Incorporated - https://www.ti.com/
8 * Suman Anna <s-anna@ti.com>
11 * Puranjay Mohan <p-mohan@ti.com>
41 /* CTRL register bit-fields */
53 /* PRU/RTU/Tx_PRU Core IRAM address masks */
62 /* PRU device addresses for various type of PRU RAMs */
71 * enum pru_iomem - PRU core memory/register range identifiers
73 * @PRU_IOMEM_IRAM: PRU Instruction RAM range
[all …]
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
54 This can be either built-in or a loadable module.
80 use-cases to run on your platform (multimedia codecs are
105 Required for Suspend-to-RAM on AM33xx and AM43xx SoCs. Also needed
111 tristate "DA8xx/OMAP-L13x remoteproc support"
115 Say y here to support DA8xx/OMAP-L13x remote processors via the
119 use-cases to run on your platform (multimedia codecs are
126 "rproc-dsp-fw".
153 tristate "TI PRU remoteproc support"
157 Support for TI PRU remote processors present within a PRU-ICSS
[all …]
/linux-6.12.1/drivers/irqchip/
DKconfig1 # SPDX-License-Identifier: GPL-2.0-only
119 tristate "Broadcom STB 7038-style L1/L2 interrupt controller driver"
127 tristate "Broadcom STB 7120-style L2 interrupt controller driver"
180 will be called irq-lan966x-oic.
221 bool "J-Core integrated AIC" if COMPILE_TEST
225 Support for the J-Core integrated AIC.
236 interrupt pins, as found on SH/R-Mobile and R-Car Gen1 SoCs.
239 bool "Renesas R-Mobile APE6, R-Car Gen{2,3} and RZ/G{1,2} IRQC support" if COMPILE_TEST
244 devices, as found on R-Mobile APE6, R-Car Gen{2,3} and RZ/G{1,2} SoCs.
294 tristate "TS-4800 IRQ controller"
[all …]
Dirq-pruss-intc.c1 // SPDX-License-Identifier: GPL-2.0-only
3 * PRU-ICSS INTC IRQChip driver for various TI SoCs
5 * Copyright (C) 2016-2020 Texas Instruments Incorporated - http://www.ti.com/
9 * Suman Anna <s-anna@ti.com>
24 * Number of host interrupts reaching the main MPU sub-system. Note that this
57 /* CMR register bit-field macros */
62 /* HMR register bit-field macros */
67 /* HIPIR register bit-fields */
74 * struct pruss_intc_map_record - keeps track of actual mapping state
84 * struct pruss_intc_match_data - match data to handle SoC variations
[all …]
/linux-6.12.1/drivers/net/ethernet/ti/icssg/
Dicssg_mii_rt.h1 /* SPDX-License-Identifier: GPL-2.0 */
3 /* PRU-ICSS MII_RT register definitions
5 * Copyright (C) 2015-2022 Texas Instruments Incorporated - https://www.ti.com