| /linux-6.12.1/drivers/mailbox/ |
| D | stm32-ipcc.c | 54 spinlock_t lock; /* protect access to IPCC registers */
84 struct stm32_ipcc *ipcc = data; in stm32_ipcc_rx_irq() local
85 struct device *dev = ipcc->controller.dev; in stm32_ipcc_rx_irq()
91 proc_offset = ipcc->proc_id ? -IPCC_PROC_OFFST : IPCC_PROC_OFFST; in stm32_ipcc_rx_irq()
92 tosr = readl_relaxed(ipcc->reg_proc + proc_offset + IPCC_XTOYSR); in stm32_ipcc_rx_irq()
93 mr = readl_relaxed(ipcc->reg_proc + IPCC_XMR); in stm32_ipcc_rx_irq()
98 for (chan = 0; chan < ipcc->n_chans; chan++) { in stm32_ipcc_rx_irq()
104 mbox_chan_received_data(&ipcc->controller.chans[chan], NULL); in stm32_ipcc_rx_irq()
106 stm32_ipcc_set_bits(&ipcc->lock, ipcc->reg_proc + IPCC_XSCR, in stm32_ipcc_rx_irq()
117 struct stm32_ipcc *ipcc = data; in stm32_ipcc_tx_irq() local
[all …]
|
| D | qcom-ipcc.c | 14 #include <dt-bindings/mailbox/qcom-ipcc.h>
16 /* IPCC Register offsets */
42 * @base: Base address of the IPCC frame associated to APSS
74 struct qcom_ipcc *ipcc = data; in qcom_ipcc_irq_fn() local
79 hwirq = readl(ipcc->base + IPCC_REG_RECV_ID); in qcom_ipcc_irq_fn()
83 virq = irq_find_mapping(ipcc->irq_domain, hwirq); in qcom_ipcc_irq_fn()
84 writel(hwirq, ipcc->base + IPCC_REG_RECV_SIGNAL_CLEAR); in qcom_ipcc_irq_fn()
93 struct qcom_ipcc *ipcc = irq_data_get_irq_chip_data(irqd); in qcom_ipcc_mask_irq() local
96 writel(hwirq, ipcc->base + IPCC_REG_RECV_SIGNAL_DISABLE); in qcom_ipcc_mask_irq()
101 struct qcom_ipcc *ipcc = irq_data_get_irq_chip_data(irqd); in qcom_ipcc_unmask_irq() local
[all …]
|
| D | Kconfig | 227 tristate "STM32 IPCC Mailbox"
231 with hardware for Inter-Processor Communication Controller (IPCC)
289 tristate "Qualcomm Technologies, Inc. IPCC driver"
293 (IPCC) driver for MSM devices. The driver provides mailbox support for
|
| D | Makefile | 52 obj-$(CONFIG_STM32_IPCC) += stm32-ipcc.o
66 obj-$(CONFIG_QCOM_IPCC) += qcom-ipcc.o
|
| /linux-6.12.1/Documentation/devicetree/bindings/mailbox/ |
| D | qcom-ipcc.yaml | 4 $id: http://devicetree.org/schemas/mailbox/qcom-ipcc.yaml#
13 The Inter-Processor Communication Controller (IPCC) is a centralized hardware
20 protocol (protocol-id is 0). Refer include/dt-bindings/mailbox/qcom-ipcc.h
27 - qcom,qcs8300-ipcc
28 - qcom,qdu1000-ipcc
29 - qcom,sa8255p-ipcc
30 - qcom,sa8775p-ipcc
31 - qcom,sc7280-ipcc
32 - qcom,sc8280xp-ipcc
33 - qcom,sdx75-ipcc
[all …]
|
| D | st,stm32-ipcc.yaml | 4 $id: http://devicetree.org/schemas/mailbox/st,stm32-ipcc.yaml#
10 The IPCC block provides a non blocking signaling mechanism to post and
21 const: st,stm32mp1-ipcc
64 ipcc: mailbox@4c001000 {
65 compatible = "st,stm32mp1-ipcc";
72 clocks = <&rcc_clk IPCC>;
|
| /linux-6.12.1/sound/soc/intel/catpt/ |
| D | ipc.c | 64 catpt_writel_shim(cdev, IPCC, header); in catpt_dsp_send_tx()
268 u32 isc, ipcc; in catpt_dsp_irq_handler() local
278 ipcc = catpt_readl_shim(cdev, IPCC); in catpt_dsp_irq_handler()
279 trace_catpt_ipc_reply(ipcc); in catpt_dsp_irq_handler()
280 catpt_dsp_copy_rx(cdev, ipcc); in catpt_dsp_irq_handler()
284 catpt_updatel_shim(cdev, IPCC, CATPT_IPCC_DONE, 0); in catpt_dsp_irq_handler()
|
| /linux-6.12.1/arch/arm/boot/dts/st/ |
| D | stm32mp157a-microgea-stm32mp1.dtsi | 116 &ipcc {
128 mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>;
|
| D | stm32mp15xx-osd32.dtsi | 200 &ipcc {
207 mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>, <&ipcc 3>;
|
| D | stm32mp157c-odyssey-som.dtsi | 221 &ipcc {
233 mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>, <&ipcc 3>;
|
| D | stm32mp15xx-dhcor-som.dtsi | 218 &ipcc {
230 mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>, <&ipcc 3>;
|
| D | stm32mp157a-icore-stm32mp1.dtsi | 164 &ipcc {
176 mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>;
|
| D | stm32mp157c-ed1.dts | 317 &ipcc {
329 mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>, <&ipcc 3>;
|
| D | stm32mp157c-emstamp-argon.dtsi | 358 &ipcc {
370 mboxes = <&ipcc 0>, <&ipcc 1>, <&ipcc 2>, <&ipcc 3>;
|
| /linux-6.12.1/Documentation/devicetree/bindings/remoteproc/ |
| D | qcom,glink-edge.yaml | 81 #include <dt-bindings/mailbox/qcom-ipcc.h>
88 interrupts-extended = <&ipcc IPCC_CLIENT_WPSS
91 mboxes = <&ipcc IPCC_CLIENT_WPSS
|
| D | qcom,sm6375-pas.yaml | 106 #include <dt-bindings/mailbox/qcom-ipcc.h>
134 interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
137 mboxes = <&ipcc IPCC_CLIENT_LPASS
|
| D | qcom,sc8280xp-pas.yaml | 105 #include <dt-bindings/mailbox/qcom-ipcc.h>
137 interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
140 mboxes = <&ipcc IPCC_CLIENT_LPASS
|
| D | qcom,sm6350-pas.yaml | 128 #include <dt-bindings/mailbox/qcom-ipcc.h>
157 interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
160 mboxes = <&ipcc IPCC_CLIENT_LPASS
|
| D | qcom,sa8775p-pas.yaml | 122 #include <dt-bindings/mailbox/qcom-ipcc.h>
152 interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
155 mboxes = <&ipcc IPCC_CLIENT_LPASS IPCC_MPROC_SIGNAL_GLINK_QMP>;
|
| D | qcom,sm8350-pas.yaml | 142 #include <dt-bindings/mailbox/qcom-ipcc.h>
173 interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
176 mboxes = <&ipcc IPCC_CLIENT_LPASS IPCC_MPROC_SIGNAL_GLINK_QMP>;
|
| D | qcom,sc7280-adsp-pil.yaml | 149 #include <dt-bindings/mailbox/qcom-ipcc.h>
186 interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
189 mboxes = <&ipcc IPCC_CLIENT_LPASS
|
| D | qcom,sc7280-wpss-pil.yaml | 163 #include <dt-bindings/mailbox/qcom-ipcc.h>
202 interrupts-extended = <&ipcc IPCC_CLIENT_WPSS
205 mboxes = <&ipcc IPCC_CLIENT_WPSS
|
| D | qcom,sm8550-pas.yaml | 190 #include <dt-bindings/mailbox/qcom-ipcc.h>
221 interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
224 mboxes = <&ipcc IPCC_CLIENT_LPASS IPCC_MPROC_SIGNAL_GLINK_QMP>;
|
| /linux-6.12.1/Documentation/devicetree/bindings/misc/ |
| D | qcom,fastrpc.yaml | 110 #include <dt-bindings/mailbox/qcom-ipcc.h>
113 interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
116 mboxes = <&ipcc IPCC_CLIENT_LPASS
|
| /linux-6.12.1/arch/arm64/boot/dts/qcom/ |
| D | sm6375.dtsi | 13 #include <dt-bindings/mailbox/qcom-ipcc.h>
318 mboxes = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_SMP2P>;
649 interrupts-extended = <&ipcc IPCC_CLIENT_AOP
653 mboxes = <&ipcc IPCC_CLIENT_AOP IPCC_MPROC_SIGNAL_GLINK_QMP>;
718 interrupts-extended = <&ipcc IPCC_CLIENT_LPASS
721 mboxes = <&ipcc IPCC_CLIENT_LPASS
742 interrupts-extended = <&ipcc IPCC_CLIENT_CDSP
745 mboxes = <&ipcc IPCC_CLIENT_CDSP
766 interrupts-extended = <&ipcc IPCC_CLIENT_MPSS
769 mboxes = <&ipcc IPCC_CLIENT_MPSS
[all …]
|